Mercurial > hg > truffle
annotate src/share/vm/c1/c1_LIRAssembler.cpp @ 17524:89152779163c
Merge with jdk8-b132
| author | Gilles Duboscq <duboscq@ssw.jku.at> |
|---|---|
| date | Wed, 15 Oct 2014 11:59:32 +0200 |
| parents | 4ca6dc0799b6 |
| children | 52b4284cb496 |
| rev | line source |
|---|---|
| 0 | 1 /* |
| 17524 | 2 * Copyright (c) 2000, 2013, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #include "precompiled.hpp" |
| 26 #include "c1/c1_Compilation.hpp" | |
| 27 #include "c1/c1_Instruction.hpp" | |
| 28 #include "c1/c1_InstructionPrinter.hpp" | |
| 29 #include "c1/c1_LIRAssembler.hpp" | |
| 30 #include "c1/c1_MacroAssembler.hpp" | |
| 31 #include "c1/c1_ValueStack.hpp" | |
| 32 #include "ci/ciInstance.hpp" | |
| 33 #ifdef TARGET_ARCH_x86 | |
| 34 # include "nativeInst_x86.hpp" | |
| 35 # include "vmreg_x86.inline.hpp" | |
| 36 #endif | |
| 37 #ifdef TARGET_ARCH_sparc | |
| 38 # include "nativeInst_sparc.hpp" | |
| 39 # include "vmreg_sparc.inline.hpp" | |
| 40 #endif | |
| 41 #ifdef TARGET_ARCH_zero | |
| 42 # include "nativeInst_zero.hpp" | |
| 43 # include "vmreg_zero.inline.hpp" | |
| 44 #endif | |
|
2192
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
45 #ifdef TARGET_ARCH_arm |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
46 # include "nativeInst_arm.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
47 # include "vmreg_arm.inline.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
48 #endif |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
49 #ifdef TARGET_ARCH_ppc |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
50 # include "nativeInst_ppc.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
51 # include "vmreg_ppc.inline.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
52 #endif |
| 0 | 53 |
| 54 | |
| 55 void LIR_Assembler::patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info) { | |
| 56 // we must have enough patching space so that call can be inserted | |
| 57 while ((intx) _masm->pc() - (intx) patch->pc_start() < NativeCall::instruction_size) { | |
| 58 _masm->nop(); | |
| 59 } | |
| 60 patch->install(_masm, patch_code, obj, info); | |
| 61 append_patching_stub(patch); | |
| 62 | |
| 63 #ifdef ASSERT | |
| 1819 | 64 Bytecodes::Code code = info->scope()->method()->java_code_at_bci(info->stack()->bci()); |
| 0 | 65 if (patch->id() == PatchingStub::access_field_id) { |
| 66 switch (code) { | |
| 67 case Bytecodes::_putstatic: | |
| 68 case Bytecodes::_getstatic: | |
| 69 case Bytecodes::_putfield: | |
| 70 case Bytecodes::_getfield: | |
| 71 break; | |
| 72 default: | |
| 73 ShouldNotReachHere(); | |
| 74 } | |
| 75 } else if (patch->id() == PatchingStub::load_klass_id) { | |
| 76 switch (code) { | |
| 77 case Bytecodes::_new: | |
| 78 case Bytecodes::_anewarray: | |
| 79 case Bytecodes::_multianewarray: | |
| 80 case Bytecodes::_instanceof: | |
| 81 case Bytecodes::_checkcast: | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
82 break; |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
83 default: |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
84 ShouldNotReachHere(); |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
85 } |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
86 } else if (patch->id() == PatchingStub::load_mirror_id) { |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
87 switch (code) { |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
88 case Bytecodes::_putstatic: |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
89 case Bytecodes::_getstatic: |
| 0 | 90 case Bytecodes::_ldc: |
| 91 case Bytecodes::_ldc_w: | |
| 92 break; | |
| 93 default: | |
| 94 ShouldNotReachHere(); | |
| 95 } | |
|
12160
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
96 } else if (patch->id() == PatchingStub::load_appendix_id) { |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
97 Bytecodes::Code bc_raw = info->scope()->method()->raw_code_at_bci(info->stack()->bci()); |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
98 assert(Bytecodes::has_optional_appendix(bc_raw), "unexpected appendix resolution"); |
| 0 | 99 } else { |
| 100 ShouldNotReachHere(); | |
| 101 } | |
| 102 #endif | |
| 103 } | |
| 104 | |
|
12160
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
105 PatchingStub::PatchID LIR_Assembler::patching_id(CodeEmitInfo* info) { |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
106 IRScope* scope = info->scope(); |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
107 Bytecodes::Code bc_raw = scope->method()->raw_code_at_bci(info->stack()->bci()); |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
108 if (Bytecodes::has_optional_appendix(bc_raw)) { |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
109 return PatchingStub::load_appendix_id; |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
110 } |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
111 return PatchingStub::load_mirror_id; |
|
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
6795
diff
changeset
|
112 } |
| 0 | 113 |
| 114 //--------------------------------------------------------------- | |
| 115 | |
| 116 | |
| 117 LIR_Assembler::LIR_Assembler(Compilation* c): | |
| 118 _compilation(c) | |
| 119 , _masm(c->masm()) | |
| 342 | 120 , _bs(Universe::heap()->barrier_set()) |
| 0 | 121 , _frame_map(c->frame_map()) |
| 122 , _current_block(NULL) | |
| 123 , _pending_non_safepoint(NULL) | |
| 124 , _pending_non_safepoint_offset(0) | |
| 125 { | |
| 126 _slow_case_stubs = new CodeStubList(); | |
| 127 } | |
| 128 | |
| 129 | |
| 130 LIR_Assembler::~LIR_Assembler() { | |
| 131 } | |
| 132 | |
| 133 | |
| 134 void LIR_Assembler::append_patching_stub(PatchingStub* stub) { | |
| 135 _slow_case_stubs->append(stub); | |
| 136 } | |
| 137 | |
| 138 | |
| 139 void LIR_Assembler::check_codespace() { | |
| 140 CodeSection* cs = _masm->code_section(); | |
|
3896
b346f13112d8
7085279: C1 overflows code buffer with VerifyOops and CompressedOops
iveresov
parents:
2468
diff
changeset
|
141 if (cs->remaining() < (int)(NOT_LP64(1*K)LP64_ONLY(2*K))) { |
| 0 | 142 BAILOUT("CodeBuffer overflow"); |
| 143 } | |
| 144 } | |
| 145 | |
| 146 | |
| 147 void LIR_Assembler::emit_code_stub(CodeStub* stub) { | |
| 148 _slow_case_stubs->append(stub); | |
| 149 } | |
| 150 | |
| 151 void LIR_Assembler::emit_stubs(CodeStubList* stub_list) { | |
| 152 for (int m = 0; m < stub_list->length(); m++) { | |
| 153 CodeStub* s = (*stub_list)[m]; | |
| 154 | |
| 155 check_codespace(); | |
| 156 CHECK_BAILOUT(); | |
| 157 | |
| 158 #ifndef PRODUCT | |
| 159 if (CommentedAssembly) { | |
| 160 stringStream st; | |
| 161 s->print_name(&st); | |
| 162 st.print(" slow case"); | |
| 163 _masm->block_comment(st.as_string()); | |
| 164 } | |
| 165 #endif | |
| 166 s->emit_code(this); | |
| 167 #ifdef ASSERT | |
| 168 s->assert_no_unbound_labels(); | |
| 169 #endif | |
| 170 } | |
| 171 } | |
| 172 | |
| 173 | |
| 174 void LIR_Assembler::emit_slow_case_stubs() { | |
| 175 emit_stubs(_slow_case_stubs); | |
| 176 } | |
| 177 | |
| 178 | |
| 179 bool LIR_Assembler::needs_icache(ciMethod* method) const { | |
| 180 return !method->is_static(); | |
| 181 } | |
| 182 | |
| 183 | |
| 184 int LIR_Assembler::code_offset() const { | |
| 185 return _masm->offset(); | |
| 186 } | |
| 187 | |
| 188 | |
| 189 address LIR_Assembler::pc() const { | |
| 190 return _masm->pc(); | |
| 191 } | |
| 192 | |
| 193 | |
| 194 void LIR_Assembler::emit_exception_entries(ExceptionInfoList* info_list) { | |
| 195 for (int i = 0; i < info_list->length(); i++) { | |
| 196 XHandlers* handlers = info_list->at(i)->exception_handlers(); | |
| 197 | |
| 198 for (int j = 0; j < handlers->length(); j++) { | |
| 199 XHandler* handler = handlers->handler_at(j); | |
| 200 assert(handler->lir_op_id() != -1, "handler not processed by LinearScan"); | |
| 201 assert(handler->entry_code() == NULL || | |
| 202 handler->entry_code()->instructions_list()->last()->code() == lir_branch || | |
| 203 handler->entry_code()->instructions_list()->last()->code() == lir_delay_slot, "last operation must be branch"); | |
| 204 | |
| 205 if (handler->entry_pco() == -1) { | |
| 206 // entry code not emitted yet | |
| 207 if (handler->entry_code() != NULL && handler->entry_code()->instructions_list()->length() > 1) { | |
| 208 handler->set_entry_pco(code_offset()); | |
| 209 if (CommentedAssembly) { | |
| 210 _masm->block_comment("Exception adapter block"); | |
| 211 } | |
| 212 emit_lir_list(handler->entry_code()); | |
| 213 } else { | |
| 214 handler->set_entry_pco(handler->entry_block()->exception_handler_pco()); | |
| 215 } | |
| 216 | |
| 217 assert(handler->entry_pco() != -1, "must be set now"); | |
| 218 } | |
| 219 } | |
| 220 } | |
| 221 } | |
| 222 | |
| 223 | |
| 224 void LIR_Assembler::emit_code(BlockList* hir) { | |
| 225 if (PrintLIR) { | |
| 226 print_LIR(hir); | |
| 227 } | |
| 228 | |
| 229 int n = hir->length(); | |
| 230 for (int i = 0; i < n; i++) { | |
| 231 emit_block(hir->at(i)); | |
| 232 CHECK_BAILOUT(); | |
| 233 } | |
| 234 | |
| 235 flush_debug_info(code_offset()); | |
| 236 | |
| 237 DEBUG_ONLY(check_no_unbound_labels()); | |
| 238 } | |
| 239 | |
| 240 | |
| 241 void LIR_Assembler::emit_block(BlockBegin* block) { | |
| 242 if (block->is_set(BlockBegin::backward_branch_target_flag)) { | |
| 243 align_backward_branch_target(); | |
| 244 } | |
| 245 | |
| 246 // if this block is the start of an exception handler, record the | |
| 247 // PC offset of the first instruction for later construction of | |
| 248 // the ExceptionHandlerTable | |
| 249 if (block->is_set(BlockBegin::exception_entry_flag)) { | |
| 250 block->set_exception_handler_pco(code_offset()); | |
| 251 } | |
| 252 | |
| 253 #ifndef PRODUCT | |
| 254 if (PrintLIRWithAssembly) { | |
| 255 // don't print Phi's | |
| 256 InstructionPrinter ip(false); | |
| 257 block->print(ip); | |
| 258 } | |
| 259 #endif /* PRODUCT */ | |
| 260 | |
| 261 assert(block->lir() != NULL, "must have LIR"); | |
| 304 | 262 X86_ONLY(assert(_masm->rsp_offset() == 0, "frame size should be fixed")); |
| 0 | 263 |
| 264 #ifndef PRODUCT | |
| 265 if (CommentedAssembly) { | |
| 266 stringStream st; | |
| 1819 | 267 st.print_cr(" block B%d [%d, %d]", block->block_id(), block->bci(), block->end()->printable_bci()); |
| 0 | 268 _masm->block_comment(st.as_string()); |
| 269 } | |
| 270 #endif | |
| 271 | |
| 272 emit_lir_list(block->lir()); | |
| 273 | |
| 304 | 274 X86_ONLY(assert(_masm->rsp_offset() == 0, "frame size should be fixed")); |
| 0 | 275 } |
| 276 | |
| 277 | |
| 278 void LIR_Assembler::emit_lir_list(LIR_List* list) { | |
| 279 peephole(list); | |
| 280 | |
| 281 int n = list->length(); | |
| 282 for (int i = 0; i < n; i++) { | |
| 283 LIR_Op* op = list->at(i); | |
| 284 | |
| 285 check_codespace(); | |
| 286 CHECK_BAILOUT(); | |
| 287 | |
| 288 #ifndef PRODUCT | |
| 289 if (CommentedAssembly) { | |
| 290 // Don't record out every op since that's too verbose. Print | |
| 291 // branches since they include block and stub names. Also print | |
| 292 // patching moves since they generate funny looking code. | |
| 293 if (op->code() == lir_branch || | |
| 294 (op->code() == lir_move && op->as_Op1()->patch_code() != lir_patch_none)) { | |
| 295 stringStream st; | |
| 296 op->print_on(&st); | |
| 297 _masm->block_comment(st.as_string()); | |
| 298 } | |
| 299 } | |
| 300 if (PrintLIRWithAssembly) { | |
| 301 // print out the LIR operation followed by the resulting assembly | |
| 302 list->at(i)->print(); tty->cr(); | |
| 303 } | |
| 304 #endif /* PRODUCT */ | |
| 305 | |
| 306 op->emit_code(this); | |
| 307 | |
| 308 if (compilation()->debug_info_recorder()->recording_non_safepoints()) { | |
| 309 process_debug_info(op); | |
| 310 } | |
| 311 | |
| 312 #ifndef PRODUCT | |
| 313 if (PrintLIRWithAssembly) { | |
| 314 _masm->code()->decode(); | |
| 315 } | |
| 316 #endif /* PRODUCT */ | |
| 317 } | |
| 318 } | |
| 319 | |
| 320 #ifdef ASSERT | |
| 321 void LIR_Assembler::check_no_unbound_labels() { | |
| 322 CHECK_BAILOUT(); | |
| 323 | |
| 324 for (int i = 0; i < _branch_target_blocks.length() - 1; i++) { | |
| 325 if (!_branch_target_blocks.at(i)->label()->is_bound()) { | |
| 326 tty->print_cr("label of block B%d is not bound", _branch_target_blocks.at(i)->block_id()); | |
| 327 assert(false, "unbound label"); | |
| 328 } | |
| 329 } | |
| 330 } | |
| 331 #endif | |
| 332 | |
| 333 //----------------------------------debug info-------------------------------- | |
| 334 | |
| 335 | |
| 336 void LIR_Assembler::add_debug_info_for_branch(CodeEmitInfo* info) { | |
| 337 int pc_offset = code_offset(); | |
| 338 flush_debug_info(pc_offset); | |
| 339 info->record_debug_info(compilation()->debug_info_recorder(), pc_offset); | |
| 340 if (info->exception_handlers() != NULL) { | |
| 341 compilation()->add_exception_handlers_for_pco(pc_offset, info->exception_handlers()); | |
| 342 } | |
| 343 } | |
| 344 | |
| 345 | |
| 1564 | 346 void LIR_Assembler::add_call_info(int pc_offset, CodeEmitInfo* cinfo) { |
| 0 | 347 flush_debug_info(pc_offset); |
| 1564 | 348 cinfo->record_debug_info(compilation()->debug_info_recorder(), pc_offset); |
| 0 | 349 if (cinfo->exception_handlers() != NULL) { |
| 350 compilation()->add_exception_handlers_for_pco(pc_offset, cinfo->exception_handlers()); | |
| 351 } | |
| 352 } | |
| 353 | |
| 354 static ValueStack* debug_info(Instruction* ins) { | |
| 355 StateSplit* ss = ins->as_StateSplit(); | |
| 356 if (ss != NULL) return ss->state(); | |
| 1819 | 357 return ins->state_before(); |
| 0 | 358 } |
| 359 | |
| 360 void LIR_Assembler::process_debug_info(LIR_Op* op) { | |
| 361 Instruction* src = op->source(); | |
| 362 if (src == NULL) return; | |
| 363 int pc_offset = code_offset(); | |
| 364 if (_pending_non_safepoint == src) { | |
| 365 _pending_non_safepoint_offset = pc_offset; | |
| 366 return; | |
| 367 } | |
| 368 ValueStack* vstack = debug_info(src); | |
| 369 if (vstack == NULL) return; | |
| 370 if (_pending_non_safepoint != NULL) { | |
| 371 // Got some old debug info. Get rid of it. | |
| 1819 | 372 if (debug_info(_pending_non_safepoint) == vstack) { |
| 0 | 373 _pending_non_safepoint_offset = pc_offset; |
| 374 return; | |
| 375 } | |
| 376 if (_pending_non_safepoint_offset < pc_offset) { | |
| 377 record_non_safepoint_debug_info(); | |
| 378 } | |
| 379 _pending_non_safepoint = NULL; | |
| 380 } | |
| 381 // Remember the debug info. | |
| 382 if (pc_offset > compilation()->debug_info_recorder()->last_pc_offset()) { | |
| 383 _pending_non_safepoint = src; | |
| 384 _pending_non_safepoint_offset = pc_offset; | |
| 385 } | |
| 386 } | |
| 387 | |
| 388 // Index caller states in s, where 0 is the oldest, 1 its callee, etc. | |
| 389 // Return NULL if n is too large. | |
| 390 // Returns the caller_bci for the next-younger state, also. | |
| 391 static ValueStack* nth_oldest(ValueStack* s, int n, int& bci_result) { | |
| 392 ValueStack* t = s; | |
| 393 for (int i = 0; i < n; i++) { | |
| 394 if (t == NULL) break; | |
| 395 t = t->caller_state(); | |
| 396 } | |
| 397 if (t == NULL) return NULL; | |
| 398 for (;;) { | |
| 399 ValueStack* tc = t->caller_state(); | |
| 400 if (tc == NULL) return s; | |
| 401 t = tc; | |
| 1819 | 402 bci_result = tc->bci(); |
| 0 | 403 s = s->caller_state(); |
| 404 } | |
| 405 } | |
| 406 | |
| 407 void LIR_Assembler::record_non_safepoint_debug_info() { | |
| 408 int pc_offset = _pending_non_safepoint_offset; | |
| 409 ValueStack* vstack = debug_info(_pending_non_safepoint); | |
| 1819 | 410 int bci = vstack->bci(); |
| 0 | 411 |
| 412 DebugInformationRecorder* debug_info = compilation()->debug_info_recorder(); | |
| 413 assert(debug_info->recording_non_safepoints(), "sanity"); | |
| 414 | |
| 415 debug_info->add_non_safepoint(pc_offset); | |
| 416 | |
| 417 // Visit scopes from oldest to youngest. | |
| 418 for (int n = 0; ; n++) { | |
| 419 int s_bci = bci; | |
| 420 ValueStack* s = nth_oldest(vstack, n, s_bci); | |
| 421 if (s == NULL) break; | |
| 422 IRScope* scope = s->scope(); | |
|
900
9987d9d5eb0e
6833129: specjvm98 fails with NullPointerException in the compiler with -XX:DeoptimizeALot
cfang
parents:
380
diff
changeset
|
423 //Always pass false for reexecute since these ScopeDescs are never used for deopt |
|
4583
597bc897257d
Made DebugInformationRecorder::describe_scope() take both a methodHandle _and_ a ciMethod* parameter to avoid creating handles in scopes where it is not allowed.
Doug Simon <doug.simon@oracle.com>
parents:
4578
diff
changeset
|
424 methodHandle null_mh; |
|
597bc897257d
Made DebugInformationRecorder::describe_scope() take both a methodHandle _and_ a ciMethod* parameter to avoid creating handles in scopes where it is not allowed.
Doug Simon <doug.simon@oracle.com>
parents:
4578
diff
changeset
|
425 debug_info->describe_scope(pc_offset, null_mh, scope->method(), s->bci(), false/*reexecute*/); |
| 0 | 426 } |
| 427 | |
| 428 debug_info->end_non_safepoint(pc_offset); | |
| 429 } | |
| 430 | |
| 431 | |
| 432 void LIR_Assembler::add_debug_info_for_null_check_here(CodeEmitInfo* cinfo) { | |
| 433 add_debug_info_for_null_check(code_offset(), cinfo); | |
| 434 } | |
| 435 | |
| 436 void LIR_Assembler::add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo) { | |
| 437 ImplicitNullCheckStub* stub = new ImplicitNullCheckStub(pc_offset, cinfo); | |
| 438 emit_code_stub(stub); | |
| 439 } | |
| 440 | |
| 441 void LIR_Assembler::add_debug_info_for_div0_here(CodeEmitInfo* info) { | |
| 442 add_debug_info_for_div0(code_offset(), info); | |
| 443 } | |
| 444 | |
| 445 void LIR_Assembler::add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo) { | |
| 446 DivByZeroStub* stub = new DivByZeroStub(pc_offset, cinfo); | |
| 447 emit_code_stub(stub); | |
| 448 } | |
| 449 | |
| 450 void LIR_Assembler::emit_rtcall(LIR_OpRTCall* op) { | |
| 451 rt_call(op->result_opr(), op->addr(), op->arguments(), op->tmp(), op->info()); | |
| 452 } | |
| 453 | |
| 454 | |
| 455 void LIR_Assembler::emit_call(LIR_OpJavaCall* op) { | |
| 456 verify_oop_map(op->info()); | |
| 457 | |
| 458 if (os::is_MP()) { | |
| 459 // must align calls sites, otherwise they can't be updated atomically on MP hardware | |
| 460 align_call(op->code()); | |
| 461 } | |
| 462 | |
| 463 // emit the static call stub stuff out of line | |
| 464 emit_static_call_stub(); | |
| 465 | |
| 466 switch (op->code()) { | |
| 467 case lir_static_call: | |
|
6616
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
468 case lir_dynamic_call: |
| 1295 | 469 call(op, relocInfo::static_call_type); |
| 0 | 470 break; |
| 471 case lir_optvirtual_call: | |
| 1295 | 472 call(op, relocInfo::opt_virtual_call_type); |
| 0 | 473 break; |
| 474 case lir_icvirtual_call: | |
| 1295 | 475 ic_call(op); |
| 0 | 476 break; |
| 477 case lir_virtual_call: | |
| 1295 | 478 vtable_call(op); |
| 0 | 479 break; |
|
6616
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
480 default: |
|
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
481 fatal(err_msg_res("unexpected op code: %s", op->name())); |
|
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
482 break; |
| 0 | 483 } |
| 1295 | 484 |
|
1691
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
485 // JSR 292 |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
486 // Record if this method has MethodHandle invokes. |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
487 if (op->is_method_handle_invoke()) { |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
488 compilation()->set_has_method_handle_invokes(true); |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
489 } |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
490 |
| 304 | 491 #if defined(X86) && defined(TIERED) |
| 0 | 492 // C2 leave fpu stack dirty clean it |
| 493 if (UseSSE < 2) { | |
| 494 int i; | |
| 495 for ( i = 1; i <= 7 ; i++ ) { | |
| 496 ffree(i); | |
| 497 } | |
| 498 if (!op->result_opr()->is_float_kind()) { | |
| 499 ffree(0); | |
| 500 } | |
| 501 } | |
| 304 | 502 #endif // X86 && TIERED |
| 0 | 503 } |
| 504 | |
| 505 | |
| 506 void LIR_Assembler::emit_opLabel(LIR_OpLabel* op) { | |
| 507 _masm->bind (*(op->label())); | |
| 508 } | |
| 509 | |
| 510 | |
| 511 void LIR_Assembler::emit_op1(LIR_Op1* op) { | |
| 512 switch (op->code()) { | |
| 513 case lir_move: | |
| 514 if (op->move_kind() == lir_move_volatile) { | |
| 515 assert(op->patch_code() == lir_patch_none, "can't patch volatiles"); | |
| 516 volatile_move_op(op->in_opr(), op->result_opr(), op->type(), op->info()); | |
| 517 } else { | |
| 518 move_op(op->in_opr(), op->result_opr(), op->type(), | |
| 2002 | 519 op->patch_code(), op->info(), op->pop_fpu_stack(), |
| 520 op->move_kind() == lir_move_unaligned, | |
| 521 op->move_kind() == lir_move_wide); | |
| 0 | 522 } |
| 523 break; | |
| 524 | |
| 525 case lir_prefetchr: | |
| 526 prefetchr(op->in_opr()); | |
| 527 break; | |
| 528 | |
| 529 case lir_prefetchw: | |
| 530 prefetchw(op->in_opr()); | |
| 531 break; | |
| 532 | |
| 533 case lir_roundfp: { | |
| 534 LIR_OpRoundFP* round_op = op->as_OpRoundFP(); | |
| 535 roundfp_op(round_op->in_opr(), round_op->tmp(), round_op->result_opr(), round_op->pop_fpu_stack()); | |
| 536 break; | |
| 537 } | |
| 538 | |
| 539 case lir_return: | |
| 540 return_op(op->in_opr()); | |
| 541 break; | |
| 542 | |
| 543 case lir_safepoint: | |
| 544 if (compilation()->debug_info_recorder()->last_pc_offset() == code_offset()) { | |
| 545 _masm->nop(); | |
| 546 } | |
| 547 safepoint_poll(op->in_opr(), op->info()); | |
| 548 break; | |
| 549 | |
| 550 case lir_fxch: | |
| 551 fxch(op->in_opr()->as_jint()); | |
| 552 break; | |
| 553 | |
| 554 case lir_fld: | |
| 555 fld(op->in_opr()->as_jint()); | |
| 556 break; | |
| 557 | |
| 558 case lir_ffree: | |
| 559 ffree(op->in_opr()->as_jint()); | |
| 560 break; | |
| 561 | |
| 562 case lir_branch: | |
| 563 break; | |
| 564 | |
| 565 case lir_push: | |
| 566 push(op->in_opr()); | |
| 567 break; | |
| 568 | |
| 569 case lir_pop: | |
| 570 pop(op->in_opr()); | |
| 571 break; | |
| 572 | |
| 573 case lir_neg: | |
| 574 negate(op->in_opr(), op->result_opr()); | |
| 575 break; | |
| 576 | |
| 577 case lir_leal: | |
| 578 leal(op->in_opr(), op->result_opr()); | |
| 579 break; | |
| 580 | |
| 581 case lir_null_check: | |
| 582 if (GenerateCompilerNullChecks) { | |
| 583 add_debug_info_for_null_check_here(op->info()); | |
| 584 | |
| 585 if (op->in_opr()->is_single_cpu()) { | |
| 586 _masm->null_check(op->in_opr()->as_register()); | |
| 587 } else { | |
| 588 Unimplemented(); | |
| 589 } | |
| 590 } | |
| 591 break; | |
| 592 | |
| 593 case lir_monaddr: | |
| 594 monitor_address(op->in_opr()->as_constant_ptr()->as_jint(), op->result_opr()); | |
| 595 break; | |
| 596 | |
| 1783 | 597 #ifdef SPARC |
| 598 case lir_pack64: | |
| 599 pack64(op->in_opr(), op->result_opr()); | |
| 600 break; | |
| 601 | |
| 602 case lir_unpack64: | |
| 603 unpack64(op->in_opr(), op->result_opr()); | |
| 604 break; | |
| 605 #endif | |
| 606 | |
|
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
607 case lir_unwind: |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
608 unwind_op(op->in_opr()); |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
609 break; |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
610 |
| 0 | 611 default: |
| 612 Unimplemented(); | |
| 613 break; | |
| 614 } | |
| 615 } | |
| 616 | |
| 617 | |
| 618 void LIR_Assembler::emit_op0(LIR_Op0* op) { | |
| 619 switch (op->code()) { | |
| 620 case lir_word_align: { | |
| 621 while (code_offset() % BytesPerWord != 0) { | |
| 622 _masm->nop(); | |
| 623 } | |
| 624 break; | |
| 625 } | |
| 626 | |
| 627 case lir_nop: | |
| 628 assert(op->info() == NULL, "not supported"); | |
| 629 _masm->nop(); | |
| 630 break; | |
| 631 | |
| 632 case lir_label: | |
| 633 Unimplemented(); | |
| 634 break; | |
| 635 | |
| 636 case lir_build_frame: | |
| 637 build_frame(); | |
| 638 break; | |
| 639 | |
| 640 case lir_std_entry: | |
| 641 // init offsets | |
| 642 offsets()->set_value(CodeOffsets::OSR_Entry, _masm->offset()); | |
| 643 _masm->align(CodeEntryAlignment); | |
| 644 if (needs_icache(compilation()->method())) { | |
| 645 check_icache(); | |
| 646 } | |
| 647 offsets()->set_value(CodeOffsets::Verified_Entry, _masm->offset()); | |
| 648 _masm->verified_entry(); | |
| 649 build_frame(); | |
| 650 offsets()->set_value(CodeOffsets::Frame_Complete, _masm->offset()); | |
| 651 break; | |
| 652 | |
| 653 case lir_osr_entry: | |
| 654 offsets()->set_value(CodeOffsets::OSR_Entry, _masm->offset()); | |
| 655 osr_entry(); | |
| 656 break; | |
| 657 | |
| 658 case lir_24bit_FPU: | |
| 659 set_24bit_FPU(); | |
| 660 break; | |
| 661 | |
| 662 case lir_reset_FPU: | |
| 663 reset_FPU(); | |
| 664 break; | |
| 665 | |
| 666 case lir_breakpoint: | |
| 667 breakpoint(); | |
| 668 break; | |
| 669 | |
| 670 case lir_fpop_raw: | |
| 671 fpop(); | |
| 672 break; | |
| 673 | |
| 674 case lir_membar: | |
| 675 membar(); | |
| 676 break; | |
| 677 | |
| 678 case lir_membar_acquire: | |
| 679 membar_acquire(); | |
| 680 break; | |
| 681 | |
| 682 case lir_membar_release: | |
| 683 membar_release(); | |
| 684 break; | |
| 685 | |
|
4966
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
686 case lir_membar_loadload: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
687 membar_loadload(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
688 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
689 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
690 case lir_membar_storestore: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
691 membar_storestore(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
692 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
693 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
694 case lir_membar_loadstore: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
695 membar_loadstore(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
696 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
697 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
698 case lir_membar_storeload: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
699 membar_storeload(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
700 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
701 |
| 0 | 702 case lir_get_thread: |
| 703 get_thread(op->result_opr()); | |
| 704 break; | |
| 705 | |
| 706 default: | |
| 707 ShouldNotReachHere(); | |
| 708 break; | |
| 709 } | |
| 710 } | |
| 711 | |
| 712 | |
| 713 void LIR_Assembler::emit_op2(LIR_Op2* op) { | |
| 714 switch (op->code()) { | |
| 715 case lir_cmp: | |
| 716 if (op->info() != NULL) { | |
| 717 assert(op->in_opr1()->is_address() || op->in_opr2()->is_address(), | |
| 718 "shouldn't be codeemitinfo for non-address operands"); | |
| 719 add_debug_info_for_null_check_here(op->info()); // exception possible | |
| 720 } | |
| 721 comp_op(op->condition(), op->in_opr1(), op->in_opr2(), op); | |
| 722 break; | |
| 723 | |
| 724 case lir_cmp_l2i: | |
| 725 case lir_cmp_fd2i: | |
| 726 case lir_ucmp_fd2i: | |
| 727 comp_fl2i(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op); | |
| 728 break; | |
| 729 | |
| 730 case lir_cmove: | |
|
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
731 cmove(op->condition(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->type()); |
| 0 | 732 break; |
| 733 | |
| 734 case lir_shl: | |
| 735 case lir_shr: | |
| 736 case lir_ushr: | |
| 737 if (op->in_opr2()->is_constant()) { | |
| 738 shift_op(op->code(), op->in_opr1(), op->in_opr2()->as_constant_ptr()->as_jint(), op->result_opr()); | |
| 739 } else { | |
|
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
740 shift_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->tmp1_opr()); |
| 0 | 741 } |
| 742 break; | |
| 743 | |
| 744 case lir_add: | |
| 745 case lir_sub: | |
| 746 case lir_mul: | |
| 747 case lir_mul_strictfp: | |
| 748 case lir_div: | |
| 749 case lir_div_strictfp: | |
| 750 case lir_rem: | |
| 751 assert(op->fpu_pop_count() < 2, ""); | |
| 752 arith_op( | |
| 753 op->code(), | |
| 754 op->in_opr1(), | |
| 755 op->in_opr2(), | |
| 756 op->result_opr(), | |
| 757 op->info(), | |
| 758 op->fpu_pop_count() == 1); | |
| 759 break; | |
| 760 | |
| 761 case lir_abs: | |
| 762 case lir_sqrt: | |
| 763 case lir_sin: | |
| 764 case lir_tan: | |
| 765 case lir_cos: | |
| 766 case lir_log: | |
| 767 case lir_log10: | |
|
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
768 case lir_exp: |
|
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
769 case lir_pow: |
| 0 | 770 intrinsic_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op); |
| 771 break; | |
| 772 | |
| 773 case lir_logic_and: | |
| 774 case lir_logic_or: | |
| 775 case lir_logic_xor: | |
| 776 logic_op( | |
| 777 op->code(), | |
| 778 op->in_opr1(), | |
| 779 op->in_opr2(), | |
| 780 op->result_opr()); | |
| 781 break; | |
| 782 | |
| 783 case lir_throw: | |
|
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
784 throw_op(op->in_opr1(), op->in_opr2(), op->info()); |
| 0 | 785 break; |
| 786 | |
|
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
787 case lir_xadd: |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
788 case lir_xchg: |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
789 atomic_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->tmp1_opr()); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
790 break; |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
791 |
| 0 | 792 default: |
| 793 Unimplemented(); | |
| 794 break; | |
| 795 } | |
| 796 } | |
| 797 | |
| 798 | |
| 799 void LIR_Assembler::build_frame() { | |
| 800 _masm->build_frame(initial_frame_size_in_bytes()); | |
| 801 } | |
| 802 | |
| 803 | |
| 804 void LIR_Assembler::roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack) { | |
| 805 assert((src->is_single_fpu() && dest->is_single_stack()) || | |
| 806 (src->is_double_fpu() && dest->is_double_stack()), | |
| 807 "round_fp: rounds register -> stack location"); | |
| 808 | |
| 809 reg2stack (src, dest, src->type(), pop_fpu_stack); | |
| 810 } | |
| 811 | |
| 812 | |
| 2002 | 813 void LIR_Assembler::move_op(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned, bool wide) { |
| 0 | 814 if (src->is_register()) { |
| 815 if (dest->is_register()) { | |
| 816 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 817 reg2reg(src, dest); | |
| 818 } else if (dest->is_stack()) { | |
| 819 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 820 reg2stack(src, dest, type, pop_fpu_stack); | |
| 821 } else if (dest->is_address()) { | |
| 2002 | 822 reg2mem(src, dest, type, patch_code, info, pop_fpu_stack, wide, unaligned); |
| 0 | 823 } else { |
| 824 ShouldNotReachHere(); | |
| 825 } | |
| 826 | |
| 827 } else if (src->is_stack()) { | |
| 828 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 829 if (dest->is_register()) { | |
| 830 stack2reg(src, dest, type); | |
| 831 } else if (dest->is_stack()) { | |
| 832 stack2stack(src, dest, type); | |
| 833 } else { | |
| 834 ShouldNotReachHere(); | |
| 835 } | |
| 836 | |
| 837 } else if (src->is_constant()) { | |
| 838 if (dest->is_register()) { | |
| 839 const2reg(src, dest, patch_code, info); // patching is possible | |
| 840 } else if (dest->is_stack()) { | |
| 841 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 842 const2stack(src, dest); | |
| 843 } else if (dest->is_address()) { | |
| 844 assert(patch_code == lir_patch_none, "no patching allowed here"); | |
| 2002 | 845 const2mem(src, dest, type, info, wide); |
| 0 | 846 } else { |
| 847 ShouldNotReachHere(); | |
| 848 } | |
| 849 | |
| 850 } else if (src->is_address()) { | |
| 2002 | 851 mem2reg(src, dest, type, patch_code, info, wide, unaligned); |
| 0 | 852 |
| 853 } else { | |
| 854 ShouldNotReachHere(); | |
| 855 } | |
| 856 } | |
| 857 | |
| 858 | |
| 859 void LIR_Assembler::verify_oop_map(CodeEmitInfo* info) { | |
| 860 #ifndef PRODUCT | |
| 14909 | 861 if (VerifyOopMaps || VerifyOops) { |
| 862 bool v = VerifyOops; | |
| 863 VerifyOops = true; | |
| 0 | 864 OopMapStream s(info->oop_map()); |
| 865 while (!s.is_done()) { | |
| 866 OopMapValue v = s.current(); | |
| 867 if (v.is_oop()) { | |
| 868 VMReg r = v.reg(); | |
| 869 if (!r->is_stack()) { | |
| 870 stringStream st; | |
| 871 st.print("bad oop %s at %d", r->as_Register()->name(), _masm->offset()); | |
| 872 #ifdef SPARC | |
| 873 _masm->_verify_oop(r->as_Register(), strdup(st.as_string()), __FILE__, __LINE__); | |
| 874 #else | |
| 875 _masm->verify_oop(r->as_Register()); | |
| 876 #endif | |
| 877 } else { | |
| 878 _masm->verify_stack_oop(r->reg2stack() * VMRegImpl::stack_slot_size); | |
| 879 } | |
| 880 } | |
|
2451
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
881 check_codespace(); |
|
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
882 CHECK_BAILOUT(); |
|
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
883 |
| 0 | 884 s.next(); |
| 885 } | |
| 14909 | 886 VerifyOops = v; |
| 0 | 887 } |
| 888 #endif | |
| 889 } |