Mercurial > hg > truffle
annotate src/share/vm/opto/chaitin.cpp @ 6620:f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
Summary: Change pair check to vector check in RA bias coloring code.
Reviewed-by: jrose, twisti
| author | kvn |
|---|---|
| date | Thu, 23 Aug 2012 09:13:16 -0700 |
| parents | 6c5b7a6becc8 |
| children | a1c7f6472621 |
| rev | line source |
|---|---|
| 0 | 1 /* |
| 4950 | 2 * Copyright (c) 2000, 2012, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1012
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1012
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1012
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #include "precompiled.hpp" |
| 26 #include "compiler/compileLog.hpp" | |
| 27 #include "compiler/oopMap.hpp" | |
| 28 #include "memory/allocation.inline.hpp" | |
| 29 #include "opto/addnode.hpp" | |
| 30 #include "opto/block.hpp" | |
| 31 #include "opto/callnode.hpp" | |
| 32 #include "opto/cfgnode.hpp" | |
| 33 #include "opto/chaitin.hpp" | |
| 34 #include "opto/coalesce.hpp" | |
| 35 #include "opto/connode.hpp" | |
| 36 #include "opto/idealGraphPrinter.hpp" | |
| 37 #include "opto/indexSet.hpp" | |
| 38 #include "opto/machnode.hpp" | |
| 39 #include "opto/memnode.hpp" | |
| 40 #include "opto/opcodes.hpp" | |
| 41 #include "opto/rootnode.hpp" | |
| 0 | 42 |
| 43 //============================================================================= | |
| 44 | |
| 45 #ifndef PRODUCT | |
| 46 void LRG::dump( ) const { | |
| 47 ttyLocker ttyl; | |
| 48 tty->print("%d ",num_regs()); | |
| 49 _mask.dump(); | |
| 50 if( _msize_valid ) { | |
| 51 if( mask_size() == compute_mask_size() ) tty->print(", #%d ",_mask_size); | |
| 52 else tty->print(", #!!!_%d_vs_%d ",_mask_size,_mask.Size()); | |
| 53 } else { | |
| 54 tty->print(", #?(%d) ",_mask.Size()); | |
| 55 } | |
| 56 | |
| 57 tty->print("EffDeg: "); | |
| 58 if( _degree_valid ) tty->print( "%d ", _eff_degree ); | |
| 59 else tty->print("? "); | |
| 60 | |
|
295
ea18057223c4
6732194: Data corruption dependent on -server/-client/-Xbatch
never
parents:
196
diff
changeset
|
61 if( is_multidef() ) { |
| 0 | 62 tty->print("MultiDef "); |
| 63 if (_defs != NULL) { | |
| 64 tty->print("("); | |
| 65 for (int i = 0; i < _defs->length(); i++) { | |
| 66 tty->print("N%d ", _defs->at(i)->_idx); | |
| 67 } | |
| 68 tty->print(") "); | |
| 69 } | |
| 70 } | |
| 71 else if( _def == 0 ) tty->print("Dead "); | |
| 72 else tty->print("Def: N%d ",_def->_idx); | |
| 73 | |
| 74 tty->print("Cost:%4.2g Area:%4.2g Score:%4.2g ",_cost,_area, score()); | |
| 75 // Flags | |
| 76 if( _is_oop ) tty->print("Oop "); | |
| 77 if( _is_float ) tty->print("Float "); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
78 if( _is_vector ) tty->print("Vector "); |
| 0 | 79 if( _was_spilled1 ) tty->print("Spilled "); |
| 80 if( _was_spilled2 ) tty->print("Spilled2 "); | |
| 81 if( _direct_conflict ) tty->print("Direct_conflict "); | |
| 82 if( _fat_proj ) tty->print("Fat "); | |
| 83 if( _was_lo ) tty->print("Lo "); | |
| 84 if( _has_copy ) tty->print("Copy "); | |
| 85 if( _at_risk ) tty->print("Risk "); | |
| 86 | |
| 87 if( _must_spill ) tty->print("Must_spill "); | |
| 88 if( _is_bound ) tty->print("Bound "); | |
| 89 if( _msize_valid ) { | |
| 90 if( _degree_valid && lo_degree() ) tty->print("Trivial "); | |
| 91 } | |
| 92 | |
| 93 tty->cr(); | |
| 94 } | |
| 95 #endif | |
| 96 | |
| 97 //------------------------------score------------------------------------------ | |
| 98 // Compute score from cost and area. Low score is best to spill. | |
| 99 static double raw_score( double cost, double area ) { | |
| 100 return cost - (area*RegisterCostAreaRatio) * 1.52588e-5; | |
| 101 } | |
| 102 | |
| 103 double LRG::score() const { | |
| 104 // Scale _area by RegisterCostAreaRatio/64K then subtract from cost. | |
| 105 // Bigger area lowers score, encourages spilling this live range. | |
| 106 // Bigger cost raise score, prevents spilling this live range. | |
| 107 // (Note: 1/65536 is the magic constant below; I dont trust the C optimizer | |
| 108 // to turn a divide by a constant into a multiply by the reciprical). | |
| 109 double score = raw_score( _cost, _area); | |
| 110 | |
| 111 // Account for area. Basically, LRGs covering large areas are better | |
| 112 // to spill because more other LRGs get freed up. | |
| 113 if( _area == 0.0 ) // No area? Then no progress to spill | |
| 114 return 1e35; | |
| 115 | |
| 116 if( _was_spilled2 ) // If spilled once before, we are unlikely | |
| 117 return score + 1e30; // to make progress again. | |
| 118 | |
| 119 if( _cost >= _area*3.0 ) // Tiny area relative to cost | |
| 120 return score + 1e17; // Probably no progress to spill | |
| 121 | |
| 122 if( (_cost+_cost) >= _area*3.0 ) // Small area relative to cost | |
| 123 return score + 1e10; // Likely no progress to spill | |
| 124 | |
| 125 return score; | |
| 126 } | |
| 127 | |
| 128 //------------------------------LRG_List--------------------------------------- | |
| 129 LRG_List::LRG_List( uint max ) : _cnt(max), _max(max), _lidxs(NEW_RESOURCE_ARRAY(uint,max)) { | |
| 130 memset( _lidxs, 0, sizeof(uint)*max ); | |
| 131 } | |
| 132 | |
| 133 void LRG_List::extend( uint nidx, uint lidx ) { | |
| 134 _nesting.check(); | |
| 135 if( nidx >= _max ) { | |
| 136 uint size = 16; | |
| 137 while( size <= nidx ) size <<=1; | |
| 138 _lidxs = REALLOC_RESOURCE_ARRAY( uint, _lidxs, _max, size ); | |
| 139 _max = size; | |
| 140 } | |
| 141 while( _cnt <= nidx ) | |
| 142 _lidxs[_cnt++] = 0; | |
| 143 _lidxs[nidx] = lidx; | |
| 144 } | |
| 145 | |
| 146 #define NUMBUCKS 3 | |
| 147 | |
| 148 //------------------------------Chaitin---------------------------------------- | |
| 149 PhaseChaitin::PhaseChaitin(uint unique, PhaseCFG &cfg, Matcher &matcher) | |
| 150 : PhaseRegAlloc(unique, cfg, matcher, | |
| 151 #ifndef PRODUCT | |
| 152 print_chaitin_statistics | |
| 153 #else | |
| 154 NULL | |
| 155 #endif | |
| 156 ), | |
| 157 _names(unique), _uf_map(unique), | |
| 158 _maxlrg(0), _live(0), | |
| 159 _spilled_once(Thread::current()->resource_area()), | |
| 160 _spilled_twice(Thread::current()->resource_area()), | |
| 161 _lo_degree(0), _lo_stk_degree(0), _hi_degree(0), _simplified(0), | |
| 162 _oldphi(unique) | |
| 163 #ifndef PRODUCT | |
| 164 , _trace_spilling(TraceSpilling || C->method_has_option("TraceSpilling")) | |
| 165 #endif | |
| 166 { | |
| 167 NOT_PRODUCT( Compile::TracePhase t3("ctorChaitin", &_t_ctorChaitin, TimeCompiler); ) | |
| 673 | 168 |
| 169 _high_frequency_lrg = MIN2(float(OPTO_LRG_HIGH_FREQ), _cfg._outer_loop_freq); | |
| 170 | |
| 0 | 171 uint i,j; |
| 172 // Build a list of basic blocks, sorted by frequency | |
| 173 _blks = NEW_RESOURCE_ARRAY( Block *, _cfg._num_blocks ); | |
| 174 // Experiment with sorting strategies to speed compilation | |
| 175 double cutoff = BLOCK_FREQUENCY(1.0); // Cutoff for high frequency bucket | |
| 176 Block **buckets[NUMBUCKS]; // Array of buckets | |
| 177 uint buckcnt[NUMBUCKS]; // Array of bucket counters | |
| 178 double buckval[NUMBUCKS]; // Array of bucket value cutoffs | |
| 179 for( i = 0; i < NUMBUCKS; i++ ) { | |
| 180 buckets[i] = NEW_RESOURCE_ARRAY( Block *, _cfg._num_blocks ); | |
| 181 buckcnt[i] = 0; | |
| 182 // Bump by three orders of magnitude each time | |
| 183 cutoff *= 0.001; | |
| 184 buckval[i] = cutoff; | |
| 185 for( j = 0; j < _cfg._num_blocks; j++ ) { | |
| 186 buckets[i][j] = NULL; | |
| 187 } | |
| 188 } | |
| 189 // Sort blocks into buckets | |
| 190 for( i = 0; i < _cfg._num_blocks; i++ ) { | |
| 191 for( j = 0; j < NUMBUCKS; j++ ) { | |
| 192 if( (j == NUMBUCKS-1) || (_cfg._blocks[i]->_freq > buckval[j]) ) { | |
| 193 // Assign block to end of list for appropriate bucket | |
| 194 buckets[j][buckcnt[j]++] = _cfg._blocks[i]; | |
| 195 break; // kick out of inner loop | |
| 196 } | |
| 197 } | |
| 198 } | |
| 199 // Dump buckets into final block array | |
| 200 uint blkcnt = 0; | |
| 201 for( i = 0; i < NUMBUCKS; i++ ) { | |
| 202 for( j = 0; j < buckcnt[i]; j++ ) { | |
| 203 _blks[blkcnt++] = buckets[i][j]; | |
| 204 } | |
| 205 } | |
| 206 | |
| 207 assert(blkcnt == _cfg._num_blocks, "Block array not totally filled"); | |
| 208 } | |
| 209 | |
| 210 void PhaseChaitin::Register_Allocate() { | |
| 211 | |
| 212 // Above the OLD FP (and in registers) are the incoming arguments. Stack | |
| 213 // slots in this area are called "arg_slots". Above the NEW FP (and in | |
| 214 // registers) is the outgoing argument area; above that is the spill/temp | |
| 215 // area. These are all "frame_slots". Arg_slots start at the zero | |
| 216 // stack_slots and count up to the known arg_size. Frame_slots start at | |
| 217 // the stack_slot #arg_size and go up. After allocation I map stack | |
| 218 // slots to actual offsets. Stack-slots in the arg_slot area are biased | |
| 219 // by the frame_size; stack-slots in the frame_slot area are biased by 0. | |
| 220 | |
| 221 _trip_cnt = 0; | |
| 222 _alternate = 0; | |
| 223 _matcher._allocation_started = true; | |
| 224 | |
| 225 ResourceArea live_arena; // Arena for liveness & IFG info | |
| 226 ResourceMark rm(&live_arena); | |
| 227 | |
| 228 // Need live-ness for the IFG; need the IFG for coalescing. If the | |
| 229 // liveness is JUST for coalescing, then I can get some mileage by renaming | |
| 230 // all copy-related live ranges low and then using the max copy-related | |
| 231 // live range as a cut-off for LIVE and the IFG. In other words, I can | |
| 232 // build a subset of LIVE and IFG just for copies. | |
| 233 PhaseLive live(_cfg,_names,&live_arena); | |
| 234 | |
| 235 // Need IFG for coalescing and coloring | |
| 236 PhaseIFG ifg( &live_arena ); | |
| 237 _ifg = &ifg; | |
| 238 | |
| 239 if (C->unique() > _names.Size()) _names.extend(C->unique()-1, 0); | |
| 240 | |
| 241 // Come out of SSA world to the Named world. Assign (virtual) registers to | |
| 242 // Nodes. Use the same register for all inputs and the output of PhiNodes | |
| 243 // - effectively ending SSA form. This requires either coalescing live | |
| 244 // ranges or inserting copies. For the moment, we insert "virtual copies" | |
| 245 // - we pretend there is a copy prior to each Phi in predecessor blocks. | |
| 246 // We will attempt to coalesce such "virtual copies" before we manifest | |
| 247 // them for real. | |
| 248 de_ssa(); | |
| 249 | |
|
566
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
250 #ifdef ASSERT |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
251 // Veify the graph before RA. |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
252 verify(&live_arena); |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
253 #endif |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
254 |
| 0 | 255 { |
| 256 NOT_PRODUCT( Compile::TracePhase t3("computeLive", &_t_computeLive, TimeCompiler); ) | |
| 257 _live = NULL; // Mark live as being not available | |
| 258 rm.reset_to_mark(); // Reclaim working storage | |
| 259 IndexSet::reset_memory(C, &live_arena); | |
| 260 ifg.init(_maxlrg); // Empty IFG | |
| 261 gather_lrg_masks( false ); // Collect LRG masks | |
| 262 live.compute( _maxlrg ); // Compute liveness | |
| 263 _live = &live; // Mark LIVE as being available | |
| 264 } | |
| 265 | |
| 266 // Base pointers are currently "used" by instructions which define new | |
| 267 // derived pointers. This makes base pointers live up to the where the | |
| 268 // derived pointer is made, but not beyond. Really, they need to be live | |
| 269 // across any GC point where the derived value is live. So this code looks | |
| 270 // at all the GC points, and "stretches" the live range of any base pointer | |
| 271 // to the GC point. | |
| 272 if( stretch_base_pointer_live_ranges(&live_arena) ) { | |
| 273 NOT_PRODUCT( Compile::TracePhase t3("computeLive (sbplr)", &_t_computeLive, TimeCompiler); ) | |
| 274 // Since some live range stretched, I need to recompute live | |
| 275 _live = NULL; | |
| 276 rm.reset_to_mark(); // Reclaim working storage | |
| 277 IndexSet::reset_memory(C, &live_arena); | |
| 278 ifg.init(_maxlrg); | |
| 279 gather_lrg_masks( false ); | |
| 280 live.compute( _maxlrg ); | |
| 281 _live = &live; | |
| 282 } | |
| 283 // Create the interference graph using virtual copies | |
| 284 build_ifg_virtual( ); // Include stack slots this time | |
| 285 | |
| 286 // Aggressive (but pessimistic) copy coalescing. | |
| 287 // This pass works on virtual copies. Any virtual copies which are not | |
| 288 // coalesced get manifested as actual copies | |
| 289 { | |
| 290 // The IFG is/was triangular. I am 'squaring it up' so Union can run | |
| 291 // faster. Union requires a 'for all' operation which is slow on the | |
| 292 // triangular adjacency matrix (quick reminder: the IFG is 'sparse' - | |
| 293 // meaning I can visit all the Nodes neighbors less than a Node in time | |
| 294 // O(# of neighbors), but I have to visit all the Nodes greater than a | |
| 295 // given Node and search them for an instance, i.e., time O(#MaxLRG)). | |
| 296 _ifg->SquareUp(); | |
| 297 | |
| 298 PhaseAggressiveCoalesce coalesce( *this ); | |
| 299 coalesce.coalesce_driver( ); | |
| 300 // Insert un-coalesced copies. Visit all Phis. Where inputs to a Phi do | |
| 301 // not match the Phi itself, insert a copy. | |
| 302 coalesce.insert_copies(_matcher); | |
| 303 } | |
| 304 | |
| 305 // After aggressive coalesce, attempt a first cut at coloring. | |
| 306 // To color, we need the IFG and for that we need LIVE. | |
| 307 { | |
| 308 NOT_PRODUCT( Compile::TracePhase t3("computeLive", &_t_computeLive, TimeCompiler); ) | |
| 309 _live = NULL; | |
| 310 rm.reset_to_mark(); // Reclaim working storage | |
| 311 IndexSet::reset_memory(C, &live_arena); | |
| 312 ifg.init(_maxlrg); | |
| 313 gather_lrg_masks( true ); | |
| 314 live.compute( _maxlrg ); | |
| 315 _live = &live; | |
| 316 } | |
| 317 | |
| 318 // Build physical interference graph | |
| 319 uint must_spill = 0; | |
| 320 must_spill = build_ifg_physical( &live_arena ); | |
| 321 // If we have a guaranteed spill, might as well spill now | |
| 322 if( must_spill ) { | |
| 323 if( !_maxlrg ) return; | |
| 324 // Bail out if unique gets too large (ie - unique > MaxNodeLimit) | |
| 325 C->check_node_count(10*must_spill, "out of nodes before split"); | |
| 326 if (C->failing()) return; | |
| 327 _maxlrg = Split( _maxlrg ); // Split spilling LRG everywhere | |
| 328 // Bail out if unique gets too large (ie - unique > MaxNodeLimit - 2*NodeLimitFudgeFactor) | |
| 329 // or we failed to split | |
| 330 C->check_node_count(2*NodeLimitFudgeFactor, "out of nodes after physical split"); | |
| 331 if (C->failing()) return; | |
| 332 | |
| 333 NOT_PRODUCT( C->verify_graph_edges(); ) | |
| 334 | |
| 335 compact(); // Compact LRGs; return new lower max lrg | |
| 336 | |
| 337 { | |
| 338 NOT_PRODUCT( Compile::TracePhase t3("computeLive", &_t_computeLive, TimeCompiler); ) | |
| 339 _live = NULL; | |
| 340 rm.reset_to_mark(); // Reclaim working storage | |
| 341 IndexSet::reset_memory(C, &live_arena); | |
| 342 ifg.init(_maxlrg); // Build a new interference graph | |
| 343 gather_lrg_masks( true ); // Collect intersect mask | |
| 344 live.compute( _maxlrg ); // Compute LIVE | |
| 345 _live = &live; | |
| 346 } | |
| 347 build_ifg_physical( &live_arena ); | |
| 348 _ifg->SquareUp(); | |
| 349 _ifg->Compute_Effective_Degree(); | |
| 350 // Only do conservative coalescing if requested | |
| 351 if( OptoCoalesce ) { | |
| 352 // Conservative (and pessimistic) copy coalescing of those spills | |
| 353 PhaseConservativeCoalesce coalesce( *this ); | |
| 354 // If max live ranges greater than cutoff, don't color the stack. | |
| 355 // This cutoff can be larger than below since it is only done once. | |
| 356 coalesce.coalesce_driver( ); | |
| 357 } | |
| 358 compress_uf_map_for_nodes(); | |
| 359 | |
| 360 #ifdef ASSERT | |
|
566
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
361 verify(&live_arena, true); |
| 0 | 362 #endif |
| 363 } else { | |
| 364 ifg.SquareUp(); | |
| 365 ifg.Compute_Effective_Degree(); | |
| 366 #ifdef ASSERT | |
| 367 set_was_low(); | |
| 368 #endif | |
| 369 } | |
| 370 | |
| 371 // Prepare for Simplify & Select | |
| 372 cache_lrg_info(); // Count degree of LRGs | |
| 373 | |
| 374 // Simplify the InterFerence Graph by removing LRGs of low degree. | |
| 375 // LRGs of low degree are trivially colorable. | |
| 376 Simplify(); | |
| 377 | |
| 378 // Select colors by re-inserting LRGs back into the IFG in reverse order. | |
| 379 // Return whether or not something spills. | |
| 380 uint spills = Select( ); | |
| 381 | |
| 382 // If we spill, split and recycle the entire thing | |
| 383 while( spills ) { | |
| 384 if( _trip_cnt++ > 24 ) { | |
| 385 DEBUG_ONLY( dump_for_spill_split_recycle(); ) | |
| 386 if( _trip_cnt > 27 ) { | |
| 387 C->record_method_not_compilable("failed spill-split-recycle sanity check"); | |
| 388 return; | |
| 389 } | |
| 390 } | |
| 391 | |
| 392 if( !_maxlrg ) return; | |
| 393 _maxlrg = Split( _maxlrg ); // Split spilling LRG everywhere | |
| 394 // Bail out if unique gets too large (ie - unique > MaxNodeLimit - 2*NodeLimitFudgeFactor) | |
| 395 C->check_node_count(2*NodeLimitFudgeFactor, "out of nodes after split"); | |
| 396 if (C->failing()) return; | |
| 397 | |
| 398 compact(); // Compact LRGs; return new lower max lrg | |
| 399 | |
| 400 // Nuke the live-ness and interference graph and LiveRanGe info | |
| 401 { | |
| 402 NOT_PRODUCT( Compile::TracePhase t3("computeLive", &_t_computeLive, TimeCompiler); ) | |
| 403 _live = NULL; | |
| 404 rm.reset_to_mark(); // Reclaim working storage | |
| 405 IndexSet::reset_memory(C, &live_arena); | |
| 406 ifg.init(_maxlrg); | |
| 407 | |
| 408 // Create LiveRanGe array. | |
| 409 // Intersect register masks for all USEs and DEFs | |
| 410 gather_lrg_masks( true ); | |
| 411 live.compute( _maxlrg ); | |
| 412 _live = &live; | |
| 413 } | |
| 414 must_spill = build_ifg_physical( &live_arena ); | |
| 415 _ifg->SquareUp(); | |
| 416 _ifg->Compute_Effective_Degree(); | |
| 417 | |
| 418 // Only do conservative coalescing if requested | |
| 419 if( OptoCoalesce ) { | |
| 420 // Conservative (and pessimistic) copy coalescing | |
| 421 PhaseConservativeCoalesce coalesce( *this ); | |
| 422 // Check for few live ranges determines how aggressive coalesce is. | |
| 423 coalesce.coalesce_driver( ); | |
| 424 } | |
| 425 compress_uf_map_for_nodes(); | |
| 426 #ifdef ASSERT | |
|
566
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
427 verify(&live_arena, true); |
| 0 | 428 #endif |
| 429 cache_lrg_info(); // Count degree of LRGs | |
| 430 | |
| 431 // Simplify the InterFerence Graph by removing LRGs of low degree. | |
| 432 // LRGs of low degree are trivially colorable. | |
| 433 Simplify(); | |
| 434 | |
| 435 // Select colors by re-inserting LRGs back into the IFG in reverse order. | |
| 436 // Return whether or not something spills. | |
| 437 spills = Select( ); | |
| 438 } | |
| 439 | |
| 440 // Count number of Simplify-Select trips per coloring success. | |
| 441 _allocator_attempts += _trip_cnt + 1; | |
| 442 _allocator_successes += 1; | |
| 443 | |
| 444 // Peephole remove copies | |
| 445 post_allocate_copy_removal(); | |
| 446 | |
|
566
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
447 #ifdef ASSERT |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
448 // Veify the graph after RA. |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
449 verify(&live_arena); |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
450 #endif |
|
91263420e1c6
6791852: assert(b->_nodes[insidx] == n,"got insidx set incorrectly")
kvn
parents:
550
diff
changeset
|
451 |
| 0 | 452 // max_reg is past the largest *register* used. |
| 453 // Convert that to a frame_slot number. | |
| 454 if( _max_reg <= _matcher._new_SP ) | |
| 455 _framesize = C->out_preserve_stack_slots(); | |
| 456 else _framesize = _max_reg -_matcher._new_SP; | |
| 457 assert((int)(_matcher._new_SP+_framesize) >= (int)_matcher._out_arg_limit, "framesize must be large enough"); | |
| 458 | |
| 459 // This frame must preserve the required fp alignment | |
|
419
0bf25c4807f9
6761594: framesize rounding code rounds using wrong units leading to slightly oversized frames
never
parents:
295
diff
changeset
|
460 _framesize = round_to(_framesize, Matcher::stack_alignment_in_slots()); |
| 0 | 461 assert( _framesize >= 0 && _framesize <= 1000000, "sanity check" ); |
| 462 #ifndef PRODUCT | |
| 463 _total_framesize += _framesize; | |
| 464 if( (int)_framesize > _max_framesize ) | |
| 465 _max_framesize = _framesize; | |
| 466 #endif | |
| 467 | |
| 468 // Convert CISC spills | |
| 469 fixup_spills(); | |
| 470 | |
| 471 // Log regalloc results | |
| 472 CompileLog* log = Compile::current()->log(); | |
| 473 if (log != NULL) { | |
| 474 log->elem("regalloc attempts='%d' success='%d'", _trip_cnt, !C->failing()); | |
| 475 } | |
| 476 | |
| 477 if (C->failing()) return; | |
| 478 | |
| 479 NOT_PRODUCT( C->verify_graph_edges(); ) | |
| 480 | |
| 481 // Move important info out of the live_arena to longer lasting storage. | |
| 482 alloc_node_regs(_names.Size()); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
483 for (uint i=0; i < _names.Size(); i++) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
484 if (_names[i]) { // Live range associated with Node? |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
485 LRG &lrg = lrgs(_names[i]); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
486 if (!lrg.alive()) { |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
487 set_bad(i); |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
488 } else if (lrg.num_regs() == 1) { |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
489 set1(i, lrg.reg()); |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
490 } else { // Must be a register-set |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
491 if (!lrg._fat_proj) { // Must be aligned adjacent register set |
| 0 | 492 // Live ranges record the highest register in their mask. |
| 493 // We want the low register for the AD file writer's convenience. | |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
494 OptoReg::Name hi = lrg.reg(); // Get hi register |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
495 OptoReg::Name lo = OptoReg::add(hi, (1-lrg.num_regs())); // Find lo |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
496 // We have to use pair [lo,lo+1] even for wide vectors because |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
497 // the rest of code generation works only with pairs. It is safe |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
498 // since for registers encoding only 'lo' is used. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
499 // Second reg from pair is used in ScheduleAndBundle on SPARC where |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
500 // vector max size is 8 which corresponds to registers pair. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
501 // It is also used in BuildOopMaps but oop operations are not |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
502 // vectorized. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
503 set2(i, lo); |
| 0 | 504 } else { // Misaligned; extract 2 bits |
| 505 OptoReg::Name hi = lrg.reg(); // Get hi register | |
| 506 lrg.Remove(hi); // Yank from mask | |
| 507 int lo = lrg.mask().find_first_elem(); // Find lo | |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
508 set_pair(i, hi, lo); |
| 0 | 509 } |
| 510 } | |
| 511 if( lrg._is_oop ) _node_oops.set(i); | |
| 512 } else { | |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
513 set_bad(i); |
| 0 | 514 } |
| 515 } | |
| 516 | |
| 517 // Done! | |
| 518 _live = NULL; | |
| 519 _ifg = NULL; | |
| 520 C->set_indexSet_arena(NULL); // ResourceArea is at end of scope | |
| 521 } | |
| 522 | |
| 523 //------------------------------de_ssa----------------------------------------- | |
| 524 void PhaseChaitin::de_ssa() { | |
| 525 // Set initial Names for all Nodes. Most Nodes get the virtual register | |
| 526 // number. A few get the ZERO live range number. These do not | |
| 527 // get allocated, but instead rely on correct scheduling to ensure that | |
| 528 // only one instance is simultaneously live at a time. | |
| 529 uint lr_counter = 1; | |
| 530 for( uint i = 0; i < _cfg._num_blocks; i++ ) { | |
| 531 Block *b = _cfg._blocks[i]; | |
| 532 uint cnt = b->_nodes.size(); | |
| 533 | |
| 534 // Handle all the normal Nodes in the block | |
| 535 for( uint j = 0; j < cnt; j++ ) { | |
| 536 Node *n = b->_nodes[j]; | |
| 537 // Pre-color to the zero live range, or pick virtual register | |
| 538 const RegMask &rm = n->out_RegMask(); | |
| 539 _names.map( n->_idx, rm.is_NotEmpty() ? lr_counter++ : 0 ); | |
| 540 } | |
| 541 } | |
| 542 // Reset the Union-Find mapping to be identity | |
| 543 reset_uf_map(lr_counter); | |
| 544 } | |
| 545 | |
| 546 | |
| 547 //------------------------------gather_lrg_masks------------------------------- | |
| 548 // Gather LiveRanGe information, including register masks. Modification of | |
| 549 // cisc spillable in_RegMasks should not be done before AggressiveCoalesce. | |
| 550 void PhaseChaitin::gather_lrg_masks( bool after_aggressive ) { | |
| 551 | |
| 552 // Nail down the frame pointer live range | |
| 553 uint fp_lrg = n2lidx(_cfg._root->in(1)->in(TypeFunc::FramePtr)); | |
| 554 lrgs(fp_lrg)._cost += 1e12; // Cost is infinite | |
| 555 | |
| 556 // For all blocks | |
| 557 for( uint i = 0; i < _cfg._num_blocks; i++ ) { | |
| 558 Block *b = _cfg._blocks[i]; | |
| 559 | |
| 560 // For all instructions | |
| 561 for( uint j = 1; j < b->_nodes.size(); j++ ) { | |
| 562 Node *n = b->_nodes[j]; | |
| 563 uint input_edge_start =1; // Skip control most nodes | |
| 564 if( n->is_Mach() ) input_edge_start = n->as_Mach()->oper_input_base(); | |
| 565 uint idx = n->is_Copy(); | |
| 566 | |
| 567 // Get virtual register number, same as LiveRanGe index | |
| 568 uint vreg = n2lidx(n); | |
| 569 LRG &lrg = lrgs(vreg); | |
| 570 if( vreg ) { // No vreg means un-allocable (e.g. memory) | |
| 571 | |
| 572 // Collect has-copy bit | |
| 573 if( idx ) { | |
| 574 lrg._has_copy = 1; | |
| 575 uint clidx = n2lidx(n->in(idx)); | |
| 576 LRG ©_src = lrgs(clidx); | |
| 577 copy_src._has_copy = 1; | |
| 578 } | |
| 579 | |
| 580 // Check for float-vs-int live range (used in register-pressure | |
| 581 // calculations) | |
| 582 const Type *n_type = n->bottom_type(); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
583 if (n_type->is_floatingpoint()) |
| 0 | 584 lrg._is_float = 1; |
| 585 | |
| 586 // Check for twice prior spilling. Once prior spilling might have | |
| 587 // spilled 'soft', 2nd prior spill should have spilled 'hard' and | |
| 588 // further spilling is unlikely to make progress. | |
| 589 if( _spilled_once.test(n->_idx) ) { | |
| 590 lrg._was_spilled1 = 1; | |
| 591 if( _spilled_twice.test(n->_idx) ) | |
| 592 lrg._was_spilled2 = 1; | |
| 593 } | |
| 594 | |
| 595 #ifndef PRODUCT | |
| 596 if (trace_spilling() && lrg._def != NULL) { | |
| 597 // collect defs for MultiDef printing | |
| 598 if (lrg._defs == NULL) { | |
| 1685 | 599 lrg._defs = new (_ifg->_arena) GrowableArray<Node*>(_ifg->_arena, 2, 0, NULL); |
| 0 | 600 lrg._defs->append(lrg._def); |
| 601 } | |
| 602 lrg._defs->append(n); | |
| 603 } | |
| 604 #endif | |
| 605 | |
| 606 // Check for a single def LRG; these can spill nicely | |
| 607 // via rematerialization. Flag as NULL for no def found | |
| 608 // yet, or 'n' for single def or -1 for many defs. | |
| 609 lrg._def = lrg._def ? NodeSentinel : n; | |
| 610 | |
| 611 // Limit result register mask to acceptable registers | |
| 612 const RegMask &rm = n->out_RegMask(); | |
| 613 lrg.AND( rm ); | |
| 614 | |
| 615 int ireg = n->ideal_reg(); | |
| 616 assert( !n->bottom_type()->isa_oop_ptr() || ireg == Op_RegP, | |
| 617 "oops must be in Op_RegP's" ); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
618 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
619 // Check for vector live range (only if vector register is used). |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
620 // On SPARC vector uses RegD which could be misaligned so it is not |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
621 // processes as vector in RA. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
622 if (RegMask::is_vector(ireg)) |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
623 lrg._is_vector = 1; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
624 assert(n_type->isa_vect() == NULL || lrg._is_vector || ireg == Op_RegD, |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
625 "vector must be in vector registers"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
626 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
627 // Check for bound register masks |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
628 const RegMask &lrgmask = lrg.mask(); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
629 if (lrgmask.is_bound(ireg)) |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
630 lrg._is_bound = 1; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
631 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
632 // Check for maximum frequency value |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
633 if (lrg._maxfreq < b->_freq) |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
634 lrg._maxfreq = b->_freq; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
635 |
| 0 | 636 // Check for oop-iness, or long/double |
| 637 // Check for multi-kill projection | |
| 638 switch( ireg ) { | |
| 639 case MachProjNode::fat_proj: | |
| 640 // Fat projections have size equal to number of registers killed | |
| 641 lrg.set_num_regs(rm.Size()); | |
| 642 lrg.set_reg_pressure(lrg.num_regs()); | |
| 643 lrg._fat_proj = 1; | |
| 644 lrg._is_bound = 1; | |
| 645 break; | |
| 646 case Op_RegP: | |
| 647 #ifdef _LP64 | |
| 648 lrg.set_num_regs(2); // Size is 2 stack words | |
| 649 #else | |
| 650 lrg.set_num_regs(1); // Size is 1 stack word | |
| 651 #endif | |
| 652 // Register pressure is tracked relative to the maximum values | |
| 653 // suggested for that platform, INTPRESSURE and FLOATPRESSURE, | |
| 654 // and relative to other types which compete for the same regs. | |
| 655 // | |
| 656 // The following table contains suggested values based on the | |
| 657 // architectures as defined in each .ad file. | |
| 658 // INTPRESSURE and FLOATPRESSURE may be tuned differently for | |
| 659 // compile-speed or performance. | |
| 660 // Note1: | |
| 661 // SPARC and SPARCV9 reg_pressures are at 2 instead of 1 | |
| 662 // since .ad registers are defined as high and low halves. | |
| 663 // These reg_pressure values remain compatible with the code | |
| 664 // in is_high_pressure() which relates get_invalid_mask_size(), | |
| 665 // Block::_reg_pressure and INTPRESSURE, FLOATPRESSURE. | |
| 666 // Note2: | |
| 667 // SPARC -d32 has 24 registers available for integral values, | |
| 668 // but only 10 of these are safe for 64-bit longs. | |
| 669 // Using set_reg_pressure(2) for both int and long means | |
| 670 // the allocator will believe it can fit 26 longs into | |
| 671 // registers. Using 2 for longs and 1 for ints means the | |
| 672 // allocator will attempt to put 52 integers into registers. | |
| 673 // The settings below limit this problem to methods with | |
| 674 // many long values which are being run on 32-bit SPARC. | |
| 675 // | |
| 676 // ------------------- reg_pressure -------------------- | |
| 677 // Each entry is reg_pressure_per_value,number_of_regs | |
| 678 // RegL RegI RegFlags RegF RegD INTPRESSURE FLOATPRESSURE | |
| 679 // IA32 2 1 1 1 1 6 6 | |
| 680 // IA64 1 1 1 1 1 50 41 | |
| 681 // SPARC 2 2 2 2 2 48 (24) 52 (26) | |
| 682 // SPARCV9 2 2 2 2 2 48 (24) 52 (26) | |
| 683 // AMD64 1 1 1 1 1 14 15 | |
| 684 // ----------------------------------------------------- | |
| 685 #if defined(SPARC) | |
| 686 lrg.set_reg_pressure(2); // use for v9 as well | |
| 687 #else | |
| 688 lrg.set_reg_pressure(1); // normally one value per register | |
| 689 #endif | |
| 690 if( n_type->isa_oop_ptr() ) { | |
| 691 lrg._is_oop = 1; | |
| 692 } | |
| 693 break; | |
| 694 case Op_RegL: // Check for long or double | |
| 695 case Op_RegD: | |
| 696 lrg.set_num_regs(2); | |
| 697 // Define platform specific register pressure | |
|
2401
7e88bdae86ec
7029017: Additional architecture support for c2 compiler
roland
parents:
2016
diff
changeset
|
698 #if defined(SPARC) || defined(ARM) |
| 0 | 699 lrg.set_reg_pressure(2); |
| 700 #elif defined(IA32) | |
| 701 if( ireg == Op_RegL ) { | |
| 702 lrg.set_reg_pressure(2); | |
| 703 } else { | |
| 704 lrg.set_reg_pressure(1); | |
| 705 } | |
| 706 #else | |
| 707 lrg.set_reg_pressure(1); // normally one value per register | |
| 708 #endif | |
| 709 // If this def of a double forces a mis-aligned double, | |
| 710 // flag as '_fat_proj' - really flag as allowing misalignment | |
| 711 // AND changes how we count interferences. A mis-aligned | |
| 712 // double can interfere with TWO aligned pairs, or effectively | |
| 713 // FOUR registers! | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
714 if (rm.is_misaligned_pair()) { |
| 0 | 715 lrg._fat_proj = 1; |
| 716 lrg._is_bound = 1; | |
| 717 } | |
| 718 break; | |
| 719 case Op_RegF: | |
| 720 case Op_RegI: | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
721 case Op_RegN: |
| 0 | 722 case Op_RegFlags: |
| 723 case 0: // not an ideal register | |
| 724 lrg.set_num_regs(1); | |
| 725 #ifdef SPARC | |
| 726 lrg.set_reg_pressure(2); | |
| 727 #else | |
| 728 lrg.set_reg_pressure(1); | |
| 729 #endif | |
| 730 break; | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
731 case Op_VecS: |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
732 assert(Matcher::vector_size_supported(T_BYTE,4), "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
733 assert(RegMask::num_registers(Op_VecS) == RegMask::SlotsPerVecS, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
734 lrg.set_num_regs(RegMask::SlotsPerVecS); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
735 lrg.set_reg_pressure(1); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
736 break; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
737 case Op_VecD: |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
738 assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecD), "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
739 assert(RegMask::num_registers(Op_VecD) == RegMask::SlotsPerVecD, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
740 assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecD), "vector should be aligned"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
741 lrg.set_num_regs(RegMask::SlotsPerVecD); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
742 lrg.set_reg_pressure(1); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
743 break; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
744 case Op_VecX: |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
745 assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecX), "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
746 assert(RegMask::num_registers(Op_VecX) == RegMask::SlotsPerVecX, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
747 assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecX), "vector should be aligned"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
748 lrg.set_num_regs(RegMask::SlotsPerVecX); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
749 lrg.set_reg_pressure(1); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
750 break; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
751 case Op_VecY: |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
752 assert(Matcher::vector_size_supported(T_FLOAT,RegMask::SlotsPerVecY), "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
753 assert(RegMask::num_registers(Op_VecY) == RegMask::SlotsPerVecY, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
754 assert(lrgmask.is_aligned_sets(RegMask::SlotsPerVecY), "vector should be aligned"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
755 lrg.set_num_regs(RegMask::SlotsPerVecY); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
756 lrg.set_reg_pressure(1); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
757 break; |
| 0 | 758 default: |
| 759 ShouldNotReachHere(); | |
| 760 } | |
| 761 } | |
| 762 | |
| 763 // Now do the same for inputs | |
| 764 uint cnt = n->req(); | |
| 765 // Setup for CISC SPILLING | |
| 766 uint inp = (uint)AdlcVMDeps::Not_cisc_spillable; | |
| 767 if( UseCISCSpill && after_aggressive ) { | |
| 768 inp = n->cisc_operand(); | |
| 769 if( inp != (uint)AdlcVMDeps::Not_cisc_spillable ) | |
| 770 // Convert operand number to edge index number | |
| 771 inp = n->as_Mach()->operand_index(inp); | |
| 772 } | |
| 773 // Prepare register mask for each input | |
| 774 for( uint k = input_edge_start; k < cnt; k++ ) { | |
| 775 uint vreg = n2lidx(n->in(k)); | |
| 776 if( !vreg ) continue; | |
| 777 | |
| 778 // If this instruction is CISC Spillable, add the flags | |
| 779 // bit to its appropriate input | |
| 780 if( UseCISCSpill && after_aggressive && inp == k ) { | |
| 781 #ifndef PRODUCT | |
| 782 if( TraceCISCSpill ) { | |
| 783 tty->print(" use_cisc_RegMask: "); | |
| 784 n->dump(); | |
| 785 } | |
| 786 #endif | |
| 787 n->as_Mach()->use_cisc_RegMask(); | |
| 788 } | |
| 789 | |
| 790 LRG &lrg = lrgs(vreg); | |
| 791 // // Testing for floating point code shape | |
| 792 // Node *test = n->in(k); | |
| 793 // if( test->is_Mach() ) { | |
| 794 // MachNode *m = test->as_Mach(); | |
| 795 // int op = m->ideal_Opcode(); | |
| 796 // if (n->is_Call() && (op == Op_AddF || op == Op_MulF) ) { | |
| 797 // int zzz = 1; | |
| 798 // } | |
| 799 // } | |
| 800 | |
| 801 // Limit result register mask to acceptable registers. | |
| 802 // Do not limit registers from uncommon uses before | |
| 803 // AggressiveCoalesce. This effectively pre-virtual-splits | |
| 804 // around uncommon uses of common defs. | |
| 805 const RegMask &rm = n->in_RegMask(k); | |
| 806 if( !after_aggressive && | |
| 807 _cfg._bbs[n->in(k)->_idx]->_freq > 1000*b->_freq ) { | |
| 808 // Since we are BEFORE aggressive coalesce, leave the register | |
| 809 // mask untrimmed by the call. This encourages more coalescing. | |
| 810 // Later, AFTER aggressive, this live range will have to spill | |
| 811 // but the spiller handles slow-path calls very nicely. | |
| 812 } else { | |
| 813 lrg.AND( rm ); | |
| 814 } | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
815 |
| 0 | 816 // Check for bound register masks |
| 817 const RegMask &lrgmask = lrg.mask(); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
818 int kreg = n->in(k)->ideal_reg(); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
819 bool is_vect = RegMask::is_vector(kreg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
820 assert(n->in(k)->bottom_type()->isa_vect() == NULL || |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
821 is_vect || kreg == Op_RegD, |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
822 "vector must be in vector registers"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
823 if (lrgmask.is_bound(kreg)) |
| 0 | 824 lrg._is_bound = 1; |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
825 |
| 0 | 826 // If this use of a double forces a mis-aligned double, |
| 827 // flag as '_fat_proj' - really flag as allowing misalignment | |
| 828 // AND changes how we count interferences. A mis-aligned | |
| 829 // double can interfere with TWO aligned pairs, or effectively | |
| 830 // FOUR registers! | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
831 #ifdef ASSERT |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
832 if (is_vect) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
833 assert(lrgmask.is_aligned_sets(lrg.num_regs()), "vector should be aligned"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
834 assert(!lrg._fat_proj, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
835 assert(RegMask::num_registers(kreg) == lrg.num_regs(), "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
836 } |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
837 #endif |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
838 if (!is_vect && lrg.num_regs() == 2 && !lrg._fat_proj && rm.is_misaligned_pair()) { |
| 0 | 839 lrg._fat_proj = 1; |
| 840 lrg._is_bound = 1; | |
| 841 } | |
| 842 // if the LRG is an unaligned pair, we will have to spill | |
| 843 // so clear the LRG's register mask if it is not already spilled | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
844 if (!is_vect && !n->is_SpillCopy() && |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
845 (lrg._def == NULL || lrg.is_multidef() || !lrg._def->is_SpillCopy()) && |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
846 lrgmask.is_misaligned_pair()) { |
| 0 | 847 lrg.Clear(); |
| 848 } | |
| 849 | |
| 850 // Check for maximum frequency value | |
| 851 if( lrg._maxfreq < b->_freq ) | |
| 852 lrg._maxfreq = b->_freq; | |
| 853 | |
| 854 } // End for all allocated inputs | |
| 855 } // end for all instructions | |
| 856 } // end for all blocks | |
| 857 | |
| 858 // Final per-liverange setup | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
859 for (uint i2=0; i2<_maxlrg; i2++) { |
| 0 | 860 LRG &lrg = lrgs(i2); |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
861 assert(!lrg._is_vector || !lrg._fat_proj, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
862 if (lrg.num_regs() > 1 && !lrg._fat_proj) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
863 lrg.clear_to_sets(); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
864 } |
| 0 | 865 lrg.compute_set_mask_size(); |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
866 if (lrg.not_free()) { // Handle case where we lose from the start |
| 0 | 867 lrg.set_reg(OptoReg::Name(LRG::SPILL_REG)); |
| 868 lrg._direct_conflict = 1; | |
| 869 } | |
| 870 lrg.set_degree(0); // no neighbors in IFG yet | |
| 871 } | |
| 872 } | |
| 873 | |
| 874 //------------------------------set_was_low------------------------------------ | |
| 875 // Set the was-lo-degree bit. Conservative coalescing should not change the | |
| 876 // colorability of the graph. If any live range was of low-degree before | |
| 877 // coalescing, it should Simplify. This call sets the was-lo-degree bit. | |
| 878 // The bit is checked in Simplify. | |
| 879 void PhaseChaitin::set_was_low() { | |
| 880 #ifdef ASSERT | |
| 881 for( uint i = 1; i < _maxlrg; i++ ) { | |
| 882 int size = lrgs(i).num_regs(); | |
| 883 uint old_was_lo = lrgs(i)._was_lo; | |
| 884 lrgs(i)._was_lo = 0; | |
| 885 if( lrgs(i).lo_degree() ) { | |
| 886 lrgs(i)._was_lo = 1; // Trivially of low degree | |
| 887 } else { // Else check the Brigg's assertion | |
| 888 // Brigg's observation is that the lo-degree neighbors of a | |
| 889 // hi-degree live range will not interfere with the color choices | |
| 890 // of said hi-degree live range. The Simplify reverse-stack-coloring | |
| 891 // order takes care of the details. Hence you do not have to count | |
| 892 // low-degree neighbors when determining if this guy colors. | |
| 893 int briggs_degree = 0; | |
| 894 IndexSet *s = _ifg->neighbors(i); | |
| 895 IndexSetIterator elements(s); | |
| 896 uint lidx; | |
| 897 while((lidx = elements.next()) != 0) { | |
| 898 if( !lrgs(lidx).lo_degree() ) | |
| 899 briggs_degree += MAX2(size,lrgs(lidx).num_regs()); | |
| 900 } | |
| 901 if( briggs_degree < lrgs(i).degrees_of_freedom() ) | |
| 902 lrgs(i)._was_lo = 1; // Low degree via the briggs assertion | |
| 903 } | |
| 904 assert(old_was_lo <= lrgs(i)._was_lo, "_was_lo may not decrease"); | |
| 905 } | |
| 906 #endif | |
| 907 } | |
| 908 | |
| 909 #define REGISTER_CONSTRAINED 16 | |
| 910 | |
| 911 //------------------------------cache_lrg_info--------------------------------- | |
| 912 // Compute cost/area ratio, in case we spill. Build the lo-degree list. | |
| 913 void PhaseChaitin::cache_lrg_info( ) { | |
| 914 | |
| 915 for( uint i = 1; i < _maxlrg; i++ ) { | |
| 916 LRG &lrg = lrgs(i); | |
| 917 | |
| 918 // Check for being of low degree: means we can be trivially colored. | |
| 919 // Low degree, dead or must-spill guys just get to simplify right away | |
| 920 if( lrg.lo_degree() || | |
| 921 !lrg.alive() || | |
| 922 lrg._must_spill ) { | |
| 923 // Split low degree list into those guys that must get a | |
| 924 // register and those that can go to register or stack. | |
| 925 // The idea is LRGs that can go register or stack color first when | |
| 926 // they have a good chance of getting a register. The register-only | |
| 927 // lo-degree live ranges always get a register. | |
| 928 OptoReg::Name hi_reg = lrg.mask().find_last_elem(); | |
| 929 if( OptoReg::is_stack(hi_reg)) { // Can go to stack? | |
| 930 lrg._next = _lo_stk_degree; | |
| 931 _lo_stk_degree = i; | |
| 932 } else { | |
| 933 lrg._next = _lo_degree; | |
| 934 _lo_degree = i; | |
| 935 } | |
| 936 } else { // Else high degree | |
| 937 lrgs(_hi_degree)._prev = i; | |
| 938 lrg._next = _hi_degree; | |
| 939 lrg._prev = 0; | |
| 940 _hi_degree = i; | |
| 941 } | |
| 942 } | |
| 943 } | |
| 944 | |
| 945 //------------------------------Pre-Simplify----------------------------------- | |
| 946 // Simplify the IFG by removing LRGs of low degree that have NO copies | |
| 947 void PhaseChaitin::Pre_Simplify( ) { | |
| 948 | |
| 949 // Warm up the lo-degree no-copy list | |
| 950 int lo_no_copy = 0; | |
| 951 for( uint i = 1; i < _maxlrg; i++ ) { | |
| 952 if( (lrgs(i).lo_degree() && !lrgs(i)._has_copy) || | |
| 953 !lrgs(i).alive() || | |
| 954 lrgs(i)._must_spill ) { | |
| 955 lrgs(i)._next = lo_no_copy; | |
| 956 lo_no_copy = i; | |
| 957 } | |
| 958 } | |
| 959 | |
| 960 while( lo_no_copy ) { | |
| 961 uint lo = lo_no_copy; | |
| 962 lo_no_copy = lrgs(lo)._next; | |
| 963 int size = lrgs(lo).num_regs(); | |
| 964 | |
| 965 // Put the simplified guy on the simplified list. | |
| 966 lrgs(lo)._next = _simplified; | |
| 967 _simplified = lo; | |
| 968 | |
| 969 // Yank this guy from the IFG. | |
| 970 IndexSet *adj = _ifg->remove_node( lo ); | |
| 971 | |
| 972 // If any neighbors' degrees fall below their number of | |
| 973 // allowed registers, then put that neighbor on the low degree | |
| 974 // list. Note that 'degree' can only fall and 'numregs' is | |
| 975 // unchanged by this action. Thus the two are equal at most once, | |
| 976 // so LRGs hit the lo-degree worklists at most once. | |
| 977 IndexSetIterator elements(adj); | |
| 978 uint neighbor; | |
| 979 while ((neighbor = elements.next()) != 0) { | |
| 980 LRG *n = &lrgs(neighbor); | |
| 981 assert( _ifg->effective_degree(neighbor) == n->degree(), "" ); | |
| 982 | |
| 983 // Check for just becoming of-low-degree | |
| 984 if( n->just_lo_degree() && !n->_has_copy ) { | |
| 985 assert(!(*_ifg->_yanked)[neighbor],"Cannot move to lo degree twice"); | |
| 986 // Put on lo-degree list | |
| 987 n->_next = lo_no_copy; | |
| 988 lo_no_copy = neighbor; | |
| 989 } | |
| 990 } | |
| 991 } // End of while lo-degree no_copy worklist not empty | |
| 992 | |
| 993 // No more lo-degree no-copy live ranges to simplify | |
| 994 } | |
| 995 | |
| 996 //------------------------------Simplify--------------------------------------- | |
| 997 // Simplify the IFG by removing LRGs of low degree. | |
| 998 void PhaseChaitin::Simplify( ) { | |
| 999 | |
| 1000 while( 1 ) { // Repeat till simplified it all | |
| 1001 // May want to explore simplifying lo_degree before _lo_stk_degree. | |
| 1002 // This might result in more spills coloring into registers during | |
| 1003 // Select(). | |
| 1004 while( _lo_degree || _lo_stk_degree ) { | |
| 1005 // If possible, pull from lo_stk first | |
| 1006 uint lo; | |
| 1007 if( _lo_degree ) { | |
| 1008 lo = _lo_degree; | |
| 1009 _lo_degree = lrgs(lo)._next; | |
| 1010 } else { | |
| 1011 lo = _lo_stk_degree; | |
| 1012 _lo_stk_degree = lrgs(lo)._next; | |
| 1013 } | |
| 1014 | |
| 1015 // Put the simplified guy on the simplified list. | |
| 1016 lrgs(lo)._next = _simplified; | |
| 1017 _simplified = lo; | |
| 1018 // If this guy is "at risk" then mark his current neighbors | |
| 1019 if( lrgs(lo)._at_risk ) { | |
| 1020 IndexSetIterator elements(_ifg->neighbors(lo)); | |
| 1021 uint datum; | |
| 1022 while ((datum = elements.next()) != 0) { | |
| 1023 lrgs(datum)._risk_bias = lo; | |
| 1024 } | |
| 1025 } | |
| 1026 | |
| 1027 // Yank this guy from the IFG. | |
| 1028 IndexSet *adj = _ifg->remove_node( lo ); | |
| 1029 | |
| 1030 // If any neighbors' degrees fall below their number of | |
| 1031 // allowed registers, then put that neighbor on the low degree | |
| 1032 // list. Note that 'degree' can only fall and 'numregs' is | |
| 1033 // unchanged by this action. Thus the two are equal at most once, | |
| 1034 // so LRGs hit the lo-degree worklist at most once. | |
| 1035 IndexSetIterator elements(adj); | |
| 1036 uint neighbor; | |
| 1037 while ((neighbor = elements.next()) != 0) { | |
| 1038 LRG *n = &lrgs(neighbor); | |
| 1039 #ifdef ASSERT | |
|
550
96964ebdb154
6782232: assert("CreateEx must be first instruction in block" )
kvn
parents:
419
diff
changeset
|
1040 if( VerifyOpto || VerifyRegisterAllocator ) { |
| 0 | 1041 assert( _ifg->effective_degree(neighbor) == n->degree(), "" ); |
| 1042 } | |
| 1043 #endif | |
| 1044 | |
| 1045 // Check for just becoming of-low-degree just counting registers. | |
| 1046 // _must_spill live ranges are already on the low degree list. | |
| 1047 if( n->just_lo_degree() && !n->_must_spill ) { | |
| 1048 assert(!(*_ifg->_yanked)[neighbor],"Cannot move to lo degree twice"); | |
| 1049 // Pull from hi-degree list | |
| 1050 uint prev = n->_prev; | |
| 1051 uint next = n->_next; | |
| 1052 if( prev ) lrgs(prev)._next = next; | |
| 1053 else _hi_degree = next; | |
| 1054 lrgs(next)._prev = prev; | |
| 1055 n->_next = _lo_degree; | |
| 1056 _lo_degree = neighbor; | |
| 1057 } | |
| 1058 } | |
| 1059 } // End of while lo-degree/lo_stk_degree worklist not empty | |
| 1060 | |
| 1061 // Check for got everything: is hi-degree list empty? | |
| 1062 if( !_hi_degree ) break; | |
| 1063 | |
| 1064 // Time to pick a potential spill guy | |
| 1065 uint lo_score = _hi_degree; | |
| 1066 double score = lrgs(lo_score).score(); | |
| 1067 double area = lrgs(lo_score)._area; | |
|
1008
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1068 double cost = lrgs(lo_score)._cost; |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1069 bool bound = lrgs(lo_score)._is_bound; |
| 0 | 1070 |
| 1071 // Find cheapest guy | |
| 1072 debug_only( int lo_no_simplify=0; ); | |
|
1012
5f29a958a545
6889656: assert(lo_lrg->lo_degree() || !lo_no_simplify,"Live range was lo-degree before coalesce
kvn
parents:
1008
diff
changeset
|
1073 for( uint i = _hi_degree; i; i = lrgs(i)._next ) { |
| 0 | 1074 assert( !(*_ifg->_yanked)[i], "" ); |
| 1075 // It's just vaguely possible to move hi-degree to lo-degree without | |
| 1076 // going through a just-lo-degree stage: If you remove a double from | |
| 1077 // a float live range it's degree will drop by 2 and you can skip the | |
| 1078 // just-lo-degree stage. It's very rare (shows up after 5000+ methods | |
| 1079 // in -Xcomp of Java2Demo). So just choose this guy to simplify next. | |
| 1080 if( lrgs(i).lo_degree() ) { | |
| 1081 lo_score = i; | |
| 1082 break; | |
| 1083 } | |
| 1084 debug_only( if( lrgs(i)._was_lo ) lo_no_simplify=i; ); | |
| 1085 double iscore = lrgs(i).score(); | |
| 1086 double iarea = lrgs(i)._area; | |
|
1008
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1087 double icost = lrgs(i)._cost; |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1088 bool ibound = lrgs(i)._is_bound; |
| 0 | 1089 |
| 1090 // Compare cost/area of i vs cost/area of lo_score. Smaller cost/area | |
| 1091 // wins. Ties happen because all live ranges in question have spilled | |
| 1092 // a few times before and the spill-score adds a huge number which | |
| 1093 // washes out the low order bits. We are choosing the lesser of 2 | |
| 1094 // evils; in this case pick largest area to spill. | |
|
1008
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1095 // Ties also happen when live ranges are defined and used only inside |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1096 // one block. In which case their area is 0 and score set to max. |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1097 // In such case choose bound live range over unbound to free registers |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1098 // or with smaller cost to spill. |
| 0 | 1099 if( iscore < score || |
|
1008
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1100 (iscore == score && iarea > area && lrgs(lo_score)._was_spilled2) || |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1101 (iscore == score && iarea == area && |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1102 ( (ibound && !bound) || ibound == bound && (icost < cost) )) ) { |
| 0 | 1103 lo_score = i; |
| 1104 score = iscore; | |
| 1105 area = iarea; | |
|
1008
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1106 cost = icost; |
|
e90521d61f9a
6875959: CTW fails hotspot/src/share/vm/opto/reg_split.cpp:1087
kvn
parents:
729
diff
changeset
|
1107 bound = ibound; |
| 0 | 1108 } |
| 1109 } | |
| 1110 LRG *lo_lrg = &lrgs(lo_score); | |
| 1111 // The live range we choose for spilling is either hi-degree, or very | |
| 1112 // rarely it can be low-degree. If we choose a hi-degree live range | |
| 1113 // there better not be any lo-degree choices. | |
| 1114 assert( lo_lrg->lo_degree() || !lo_no_simplify, "Live range was lo-degree before coalesce; should simplify" ); | |
| 1115 | |
| 1116 // Pull from hi-degree list | |
| 1117 uint prev = lo_lrg->_prev; | |
| 1118 uint next = lo_lrg->_next; | |
| 1119 if( prev ) lrgs(prev)._next = next; | |
| 1120 else _hi_degree = next; | |
| 1121 lrgs(next)._prev = prev; | |
| 1122 // Jam him on the lo-degree list, despite his high degree. | |
| 1123 // Maybe he'll get a color, and maybe he'll spill. | |
| 1124 // Only Select() will know. | |
| 1125 lrgs(lo_score)._at_risk = true; | |
| 1126 _lo_degree = lo_score; | |
| 1127 lo_lrg->_next = 0; | |
| 1128 | |
| 1129 } // End of while not simplified everything | |
| 1130 | |
| 1131 } | |
| 1132 | |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1133 //------------------------------is_legal_reg----------------------------------- |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1134 // Is 'reg' register legal for 'lrg'? |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1135 static bool is_legal_reg(LRG &lrg, OptoReg::Name reg, int chunk) { |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1136 if (reg >= chunk && reg < (chunk + RegMask::CHUNK_SIZE) && |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1137 lrg.mask().Member(OptoReg::add(reg,-chunk))) { |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1138 // RA uses OptoReg which represent the highest element of a registers set. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1139 // For example, vectorX (128bit) on x86 uses [XMM,XMMb,XMMc,XMMd] set |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1140 // in which XMMd is used by RA to represent such vectors. A double value |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1141 // uses [XMM,XMMb] pairs and XMMb is used by RA for it. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1142 // The register mask uses largest bits set of overlapping register sets. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1143 // On x86 with AVX it uses 8 bits for each XMM registers set. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1144 // |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1145 // The 'lrg' already has cleared-to-set register mask (done in Select() |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1146 // before calling choose_color()). Passing mask.Member(reg) check above |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1147 // indicates that the size (num_regs) of 'reg' set is less or equal to |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1148 // 'lrg' set size. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1149 // For set size 1 any register which is member of 'lrg' mask is legal. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1150 if (lrg.num_regs()==1) |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1151 return true; |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1152 // For larger sets only an aligned register with the same set size is legal. |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1153 int mask = lrg.num_regs()-1; |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1154 if ((reg&mask) == mask) |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1155 return true; |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1156 } |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1157 return false; |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1158 } |
|
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1159 |
| 0 | 1160 //------------------------------bias_color------------------------------------- |
| 1161 // Choose a color using the biasing heuristic | |
| 1162 OptoReg::Name PhaseChaitin::bias_color( LRG &lrg, int chunk ) { | |
| 1163 | |
| 1164 // Check for "at_risk" LRG's | |
| 1165 uint risk_lrg = Find(lrg._risk_bias); | |
| 1166 if( risk_lrg != 0 ) { | |
| 1167 // Walk the colored neighbors of the "at_risk" candidate | |
| 1168 // Choose a color which is both legal and already taken by a neighbor | |
| 1169 // of the "at_risk" candidate in order to improve the chances of the | |
| 1170 // "at_risk" candidate of coloring | |
| 1171 IndexSetIterator elements(_ifg->neighbors(risk_lrg)); | |
| 1172 uint datum; | |
| 1173 while ((datum = elements.next()) != 0) { | |
| 1174 OptoReg::Name reg = lrgs(datum).reg(); | |
| 1175 // If this LRG's register is legal for us, choose it | |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1176 if (is_legal_reg(lrg, reg, chunk)) |
| 0 | 1177 return reg; |
| 1178 } | |
| 1179 } | |
| 1180 | |
| 1181 uint copy_lrg = Find(lrg._copy_bias); | |
| 1182 if( copy_lrg != 0 ) { | |
| 1183 // If he has a color, | |
| 1184 if( !(*(_ifg->_yanked))[copy_lrg] ) { | |
| 1185 OptoReg::Name reg = lrgs(copy_lrg).reg(); | |
| 1186 // And it is legal for you, | |
|
6620
f7cd53cedd78
7192965: assert(is_aligned_sets(size)) failed: mask is not aligned, adjacent sets
kvn
parents:
6268
diff
changeset
|
1187 if (is_legal_reg(lrg, reg, chunk)) |
| 0 | 1188 return reg; |
| 1189 } else if( chunk == 0 ) { | |
| 1190 // Choose a color which is legal for him | |
| 1191 RegMask tempmask = lrg.mask(); | |
| 1192 tempmask.AND(lrgs(copy_lrg).mask()); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1193 tempmask.clear_to_sets(lrg.num_regs()); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1194 OptoReg::Name reg = tempmask.find_first_set(lrg.num_regs()); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1195 if (OptoReg::is_valid(reg)) |
| 0 | 1196 return reg; |
| 1197 } | |
| 1198 } | |
| 1199 | |
| 1200 // If no bias info exists, just go with the register selection ordering | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1201 if (lrg._is_vector || lrg.num_regs() == 2) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1202 // Find an aligned set |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1203 return OptoReg::add(lrg.mask().find_first_set(lrg.num_regs()),chunk); |
| 0 | 1204 } |
| 1205 | |
| 1206 // CNC - Fun hack. Alternate 1st and 2nd selection. Enables post-allocate | |
| 1207 // copy removal to remove many more copies, by preventing a just-assigned | |
| 1208 // register from being repeatedly assigned. | |
| 1209 OptoReg::Name reg = lrg.mask().find_first_elem(); | |
| 1210 if( (++_alternate & 1) && OptoReg::is_valid(reg) ) { | |
| 1211 // This 'Remove; find; Insert' idiom is an expensive way to find the | |
| 1212 // SECOND element in the mask. | |
| 1213 lrg.Remove(reg); | |
| 1214 OptoReg::Name reg2 = lrg.mask().find_first_elem(); | |
| 1215 lrg.Insert(reg); | |
| 1216 if( OptoReg::is_reg(reg2)) | |
| 1217 reg = reg2; | |
| 1218 } | |
| 1219 return OptoReg::add( reg, chunk ); | |
| 1220 } | |
| 1221 | |
| 1222 //------------------------------choose_color----------------------------------- | |
| 1223 // Choose a color in the current chunk | |
| 1224 OptoReg::Name PhaseChaitin::choose_color( LRG &lrg, int chunk ) { | |
| 1225 assert( C->in_preserve_stack_slots() == 0 || chunk != 0 || lrg._is_bound || lrg.mask().is_bound1() || !lrg.mask().Member(OptoReg::Name(_matcher._old_SP-1)), "must not allocate stack0 (inside preserve area)"); | |
| 1226 assert(C->out_preserve_stack_slots() == 0 || chunk != 0 || lrg._is_bound || lrg.mask().is_bound1() || !lrg.mask().Member(OptoReg::Name(_matcher._old_SP+0)), "must not allocate stack0 (inside preserve area)"); | |
| 1227 | |
| 1228 if( lrg.num_regs() == 1 || // Common Case | |
| 1229 !lrg._fat_proj ) // Aligned+adjacent pairs ok | |
| 1230 // Use a heuristic to "bias" the color choice | |
| 1231 return bias_color(lrg, chunk); | |
| 1232 | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1233 assert(!lrg._is_vector, "should be not vector here" ); |
| 0 | 1234 assert( lrg.num_regs() >= 2, "dead live ranges do not color" ); |
| 1235 | |
| 1236 // Fat-proj case or misaligned double argument. | |
| 1237 assert(lrg.compute_mask_size() == lrg.num_regs() || | |
| 1238 lrg.num_regs() == 2,"fat projs exactly color" ); | |
| 1239 assert( !chunk, "always color in 1st chunk" ); | |
| 1240 // Return the highest element in the set. | |
| 1241 return lrg.mask().find_last_elem(); | |
| 1242 } | |
| 1243 | |
| 1244 //------------------------------Select----------------------------------------- | |
| 1245 // Select colors by re-inserting LRGs back into the IFG. LRGs are re-inserted | |
| 1246 // in reverse order of removal. As long as nothing of hi-degree was yanked, | |
| 1247 // everything going back is guaranteed a color. Select that color. If some | |
| 1248 // hi-degree LRG cannot get a color then we record that we must spill. | |
| 1249 uint PhaseChaitin::Select( ) { | |
| 1250 uint spill_reg = LRG::SPILL_REG; | |
| 1251 _max_reg = OptoReg::Name(0); // Past max register used | |
| 1252 while( _simplified ) { | |
| 1253 // Pull next LRG from the simplified list - in reverse order of removal | |
| 1254 uint lidx = _simplified; | |
| 1255 LRG *lrg = &lrgs(lidx); | |
| 1256 _simplified = lrg->_next; | |
| 1257 | |
| 1258 | |
| 1259 #ifndef PRODUCT | |
| 1260 if (trace_spilling()) { | |
| 1261 ttyLocker ttyl; | |
| 1262 tty->print_cr("L%d selecting degree %d degrees_of_freedom %d", lidx, lrg->degree(), | |
| 1263 lrg->degrees_of_freedom()); | |
| 1264 lrg->dump(); | |
| 1265 } | |
| 1266 #endif | |
| 1267 | |
| 1268 // Re-insert into the IFG | |
| 1269 _ifg->re_insert(lidx); | |
| 1270 if( !lrg->alive() ) continue; | |
| 1271 // capture allstackedness flag before mask is hacked | |
| 1272 const int is_allstack = lrg->mask().is_AllStack(); | |
| 1273 | |
| 1274 // Yeah, yeah, yeah, I know, I know. I can refactor this | |
| 1275 // to avoid the GOTO, although the refactored code will not | |
| 1276 // be much clearer. We arrive here IFF we have a stack-based | |
| 1277 // live range that cannot color in the current chunk, and it | |
| 1278 // has to move into the next free stack chunk. | |
| 1279 int chunk = 0; // Current chunk is first chunk | |
| 1280 retry_next_chunk: | |
| 1281 | |
| 1282 // Remove neighbor colors | |
| 1283 IndexSet *s = _ifg->neighbors(lidx); | |
| 1284 | |
| 1285 debug_only(RegMask orig_mask = lrg->mask();) | |
| 1286 IndexSetIterator elements(s); | |
| 1287 uint neighbor; | |
| 1288 while ((neighbor = elements.next()) != 0) { | |
| 1289 // Note that neighbor might be a spill_reg. In this case, exclusion | |
| 1290 // of its color will be a no-op, since the spill_reg chunk is in outer | |
| 1291 // space. Also, if neighbor is in a different chunk, this exclusion | |
| 1292 // will be a no-op. (Later on, if lrg runs out of possible colors in | |
| 1293 // its chunk, a new chunk of color may be tried, in which case | |
| 1294 // examination of neighbors is started again, at retry_next_chunk.) | |
| 1295 LRG &nlrg = lrgs(neighbor); | |
| 1296 OptoReg::Name nreg = nlrg.reg(); | |
| 1297 // Only subtract masks in the same chunk | |
| 1298 if( nreg >= chunk && nreg < chunk + RegMask::CHUNK_SIZE ) { | |
| 1299 #ifndef PRODUCT | |
| 1300 uint size = lrg->mask().Size(); | |
| 1301 RegMask rm = lrg->mask(); | |
| 1302 #endif | |
| 1303 lrg->SUBTRACT(nlrg.mask()); | |
| 1304 #ifndef PRODUCT | |
| 1305 if (trace_spilling() && lrg->mask().Size() != size) { | |
| 1306 ttyLocker ttyl; | |
| 1307 tty->print("L%d ", lidx); | |
| 1308 rm.dump(); | |
| 1309 tty->print(" intersected L%d ", neighbor); | |
| 1310 nlrg.mask().dump(); | |
| 1311 tty->print(" removed "); | |
| 1312 rm.SUBTRACT(lrg->mask()); | |
| 1313 rm.dump(); | |
| 1314 tty->print(" leaving "); | |
| 1315 lrg->mask().dump(); | |
| 1316 tty->cr(); | |
| 1317 } | |
| 1318 #endif | |
| 1319 } | |
| 1320 } | |
| 1321 //assert(is_allstack == lrg->mask().is_AllStack(), "nbrs must not change AllStackedness"); | |
| 1322 // Aligned pairs need aligned masks | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1323 assert(!lrg->_is_vector || !lrg->_fat_proj, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1324 if (lrg->num_regs() > 1 && !lrg->_fat_proj) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1325 lrg->clear_to_sets(); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1326 } |
| 0 | 1327 |
| 1328 // Check if a color is available and if so pick the color | |
| 1329 OptoReg::Name reg = choose_color( *lrg, chunk ); | |
| 1330 #ifdef SPARC | |
| 1331 debug_only(lrg->compute_set_mask_size()); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1332 assert(lrg->num_regs() < 2 || lrg->is_bound() || is_even(reg-1), "allocate all doubles aligned"); |
| 0 | 1333 #endif |
| 1334 | |
| 1335 //--------------- | |
| 1336 // If we fail to color and the AllStack flag is set, trigger | |
| 1337 // a chunk-rollover event | |
| 1338 if(!OptoReg::is_valid(OptoReg::add(reg,-chunk)) && is_allstack) { | |
| 1339 // Bump register mask up to next stack chunk | |
| 1340 chunk += RegMask::CHUNK_SIZE; | |
| 1341 lrg->Set_All(); | |
| 1342 | |
| 1343 goto retry_next_chunk; | |
| 1344 } | |
| 1345 | |
| 1346 //--------------- | |
| 1347 // Did we get a color? | |
| 1348 else if( OptoReg::is_valid(reg)) { | |
| 1349 #ifndef PRODUCT | |
| 1350 RegMask avail_rm = lrg->mask(); | |
| 1351 #endif | |
| 1352 | |
| 1353 // Record selected register | |
| 1354 lrg->set_reg(reg); | |
| 1355 | |
| 1356 if( reg >= _max_reg ) // Compute max register limit | |
| 1357 _max_reg = OptoReg::add(reg,1); | |
| 1358 // Fold reg back into normal space | |
| 1359 reg = OptoReg::add(reg,-chunk); | |
| 1360 | |
| 1361 // If the live range is not bound, then we actually had some choices | |
| 1362 // to make. In this case, the mask has more bits in it than the colors | |
| 605 | 1363 // chosen. Restrict the mask to just what was picked. |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1364 int n_regs = lrg->num_regs(); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1365 assert(!lrg->_is_vector || !lrg->_fat_proj, "sanity"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1366 if (n_regs == 1 || !lrg->_fat_proj) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1367 assert(!lrg->_is_vector || n_regs <= RegMask::SlotsPerVecY, "sanity"); |
| 0 | 1368 lrg->Clear(); // Clear the mask |
| 1369 lrg->Insert(reg); // Set regmask to match selected reg | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1370 // For vectors and pairs, also insert the low bit of the pair |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1371 for (int i = 1; i < n_regs; i++) |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1372 lrg->Insert(OptoReg::add(reg,-i)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1373 lrg->set_mask_size(n_regs); |
| 0 | 1374 } else { // Else fatproj |
| 1375 // mask must be equal to fatproj bits, by definition | |
| 1376 } | |
| 1377 #ifndef PRODUCT | |
| 1378 if (trace_spilling()) { | |
| 1379 ttyLocker ttyl; | |
| 1380 tty->print("L%d selected ", lidx); | |
| 1381 lrg->mask().dump(); | |
| 1382 tty->print(" from "); | |
| 1383 avail_rm.dump(); | |
| 1384 tty->cr(); | |
| 1385 } | |
| 1386 #endif | |
| 1387 // Note that reg is the highest-numbered register in the newly-bound mask. | |
| 1388 } // end color available case | |
| 1389 | |
| 1390 //--------------- | |
| 1391 // Live range is live and no colors available | |
| 1392 else { | |
| 1393 assert( lrg->alive(), "" ); | |
|
295
ea18057223c4
6732194: Data corruption dependent on -server/-client/-Xbatch
never
parents:
196
diff
changeset
|
1394 assert( !lrg->_fat_proj || lrg->is_multidef() || |
| 0 | 1395 lrg->_def->outcnt() > 0, "fat_proj cannot spill"); |
| 1396 assert( !orig_mask.is_AllStack(), "All Stack does not spill" ); | |
| 1397 | |
| 1398 // Assign the special spillreg register | |
| 1399 lrg->set_reg(OptoReg::Name(spill_reg++)); | |
| 1400 // Do not empty the regmask; leave mask_size lying around | |
| 1401 // for use during Spilling | |
| 1402 #ifndef PRODUCT | |
| 1403 if( trace_spilling() ) { | |
| 1404 ttyLocker ttyl; | |
| 1405 tty->print("L%d spilling with neighbors: ", lidx); | |
| 1406 s->dump(); | |
| 1407 debug_only(tty->print(" original mask: ")); | |
| 1408 debug_only(orig_mask.dump()); | |
| 1409 dump_lrg(lidx); | |
| 1410 } | |
| 1411 #endif | |
| 1412 } // end spill case | |
| 1413 | |
| 1414 } | |
| 1415 | |
| 1416 return spill_reg-LRG::SPILL_REG; // Return number of spills | |
| 1417 } | |
| 1418 | |
| 1419 | |
| 1420 //------------------------------copy_was_spilled------------------------------- | |
| 1421 // Copy 'was_spilled'-edness from the source Node to the dst Node. | |
| 1422 void PhaseChaitin::copy_was_spilled( Node *src, Node *dst ) { | |
| 1423 if( _spilled_once.test(src->_idx) ) { | |
| 1424 _spilled_once.set(dst->_idx); | |
| 1425 lrgs(Find(dst))._was_spilled1 = 1; | |
| 1426 if( _spilled_twice.test(src->_idx) ) { | |
| 1427 _spilled_twice.set(dst->_idx); | |
| 1428 lrgs(Find(dst))._was_spilled2 = 1; | |
| 1429 } | |
| 1430 } | |
| 1431 } | |
| 1432 | |
| 1433 //------------------------------set_was_spilled-------------------------------- | |
| 1434 // Set the 'spilled_once' or 'spilled_twice' flag on a node. | |
| 1435 void PhaseChaitin::set_was_spilled( Node *n ) { | |
| 1436 if( _spilled_once.test_set(n->_idx) ) | |
| 1437 _spilled_twice.set(n->_idx); | |
| 1438 } | |
| 1439 | |
| 1440 //------------------------------fixup_spills----------------------------------- | |
| 1441 // Convert Ideal spill instructions into proper FramePtr + offset Loads and | |
| 1442 // Stores. Use-def chains are NOT preserved, but Node->LRG->reg maps are. | |
| 1443 void PhaseChaitin::fixup_spills() { | |
| 1444 // This function does only cisc spill work. | |
| 1445 if( !UseCISCSpill ) return; | |
| 1446 | |
| 1447 NOT_PRODUCT( Compile::TracePhase t3("fixupSpills", &_t_fixupSpills, TimeCompiler); ) | |
| 1448 | |
| 1449 // Grab the Frame Pointer | |
| 1450 Node *fp = _cfg._broot->head()->in(1)->in(TypeFunc::FramePtr); | |
| 1451 | |
| 1452 // For all blocks | |
| 1453 for( uint i = 0; i < _cfg._num_blocks; i++ ) { | |
| 1454 Block *b = _cfg._blocks[i]; | |
| 1455 | |
| 1456 // For all instructions in block | |
| 1457 uint last_inst = b->end_idx(); | |
| 1458 for( uint j = 1; j <= last_inst; j++ ) { | |
| 1459 Node *n = b->_nodes[j]; | |
| 1460 | |
| 1461 // Dead instruction??? | |
| 1462 assert( n->outcnt() != 0 ||// Nothing dead after post alloc | |
| 1463 C->top() == n || // Or the random TOP node | |
| 1464 n->is_Proj(), // Or a fat-proj kill node | |
| 1465 "No dead instructions after post-alloc" ); | |
| 1466 | |
| 1467 int inp = n->cisc_operand(); | |
| 1468 if( inp != AdlcVMDeps::Not_cisc_spillable ) { | |
| 1469 // Convert operand number to edge index number | |
| 1470 MachNode *mach = n->as_Mach(); | |
| 1471 inp = mach->operand_index(inp); | |
| 1472 Node *src = n->in(inp); // Value to load or store | |
| 1473 LRG &lrg_cisc = lrgs( Find_const(src) ); | |
| 1474 OptoReg::Name src_reg = lrg_cisc.reg(); | |
| 1475 // Doubles record the HIGH register of an adjacent pair. | |
| 1476 src_reg = OptoReg::add(src_reg,1-lrg_cisc.num_regs()); | |
| 1477 if( OptoReg::is_stack(src_reg) ) { // If input is on stack | |
| 1478 // This is a CISC Spill, get stack offset and construct new node | |
| 1479 #ifndef PRODUCT | |
| 1480 if( TraceCISCSpill ) { | |
| 1481 tty->print(" reg-instr: "); | |
| 1482 n->dump(); | |
| 1483 } | |
| 1484 #endif | |
| 1485 int stk_offset = reg2offset(src_reg); | |
| 1486 // Bailout if we might exceed node limit when spilling this instruction | |
| 1487 C->check_node_count(0, "out of nodes fixing spills"); | |
| 1488 if (C->failing()) return; | |
| 1489 // Transform node | |
| 1490 MachNode *cisc = mach->cisc_version(stk_offset, C)->as_Mach(); | |
| 1491 cisc->set_req(inp,fp); // Base register is frame pointer | |
| 1492 if( cisc->oper_input_base() > 1 && mach->oper_input_base() <= 1 ) { | |
| 1493 assert( cisc->oper_input_base() == 2, "Only adding one edge"); | |
| 1494 cisc->ins_req(1,src); // Requires a memory edge | |
| 1495 } | |
| 1496 b->_nodes.map(j,cisc); // Insert into basic block | |
|
168
7793bd37a336
6705887: Compressed Oops: generate x64 addressing and implicit null checks with narrow oops
kvn
parents:
113
diff
changeset
|
1497 n->subsume_by(cisc); // Correct graph |
| 0 | 1498 // |
| 1499 ++_used_cisc_instructions; | |
| 1500 #ifndef PRODUCT | |
| 1501 if( TraceCISCSpill ) { | |
| 1502 tty->print(" cisc-instr: "); | |
| 1503 cisc->dump(); | |
| 1504 } | |
| 1505 #endif | |
| 1506 } else { | |
| 1507 #ifndef PRODUCT | |
| 1508 if( TraceCISCSpill ) { | |
| 1509 tty->print(" using reg-instr: "); | |
| 1510 n->dump(); | |
| 1511 } | |
| 1512 #endif | |
| 1513 ++_unused_cisc_instructions; // input can be on stack | |
| 1514 } | |
| 1515 } | |
| 1516 | |
| 1517 } // End of for all instructions | |
| 1518 | |
| 1519 } // End of for all blocks | |
| 1520 } | |
| 1521 | |
| 1522 //------------------------------find_base_for_derived-------------------------- | |
| 1523 // Helper to stretch above; recursively discover the base Node for a | |
| 1524 // given derived Node. Easy for AddP-related machine nodes, but needs | |
| 1525 // to be recursive for derived Phis. | |
| 1526 Node *PhaseChaitin::find_base_for_derived( Node **derived_base_map, Node *derived, uint &maxlrg ) { | |
| 1527 // See if already computed; if so return it | |
| 1528 if( derived_base_map[derived->_idx] ) | |
| 1529 return derived_base_map[derived->_idx]; | |
| 1530 | |
| 1531 // See if this happens to be a base. | |
| 1532 // NOTE: we use TypePtr instead of TypeOopPtr because we can have | |
| 1533 // pointers derived from NULL! These are always along paths that | |
| 1534 // can't happen at run-time but the optimizer cannot deduce it so | |
| 1535 // we have to handle it gracefully. | |
|
729
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1536 assert(!derived->bottom_type()->isa_narrowoop() || |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1537 derived->bottom_type()->make_ptr()->is_ptr()->_offset == 0, "sanity"); |
| 0 | 1538 const TypePtr *tj = derived->bottom_type()->isa_ptr(); |
| 1539 // If its an OOP with a non-zero offset, then it is derived. | |
|
729
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1540 if( tj == NULL || tj->_offset == 0 ) { |
| 0 | 1541 derived_base_map[derived->_idx] = derived; |
| 1542 return derived; | |
| 1543 } | |
| 1544 // Derived is NULL+offset? Base is NULL! | |
| 1545 if( derived->is_Con() ) { | |
|
729
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1546 Node *base = _matcher.mach_null(); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1547 assert(base != NULL, "sanity"); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1548 if (base->in(0) == NULL) { |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1549 // Initialize it once and make it shared: |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1550 // set control to _root and place it into Start block |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1551 // (where top() node is placed). |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1552 base->init_req(0, _cfg._root); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1553 Block *startb = _cfg._bbs[C->top()->_idx]; |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1554 startb->_nodes.insert(startb->find_node(C->top()), base ); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1555 _cfg._bbs.map( base->_idx, startb ); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1556 assert (n2lidx(base) == 0, "should not have LRG yet"); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1557 } |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1558 if (n2lidx(base) == 0) { |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1559 new_lrg(base, maxlrg++); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1560 } |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1561 assert(base->in(0) == _cfg._root && |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1562 _cfg._bbs[base->_idx] == _cfg._bbs[C->top()->_idx], "base NULL should be shared"); |
| 0 | 1563 derived_base_map[derived->_idx] = base; |
| 1564 return base; | |
| 1565 } | |
| 1566 | |
| 1567 // Check for AddP-related opcodes | |
| 1568 if( !derived->is_Phi() ) { | |
|
6268
6c5b7a6becc8
7187454: stack overflow in C2 compiler thread on Solaris x86
kvn
parents:
6182
diff
changeset
|
1569 assert(derived->as_Mach()->ideal_Opcode() == Op_AddP, err_msg_res("but is: %s", derived->Name())); |
| 0 | 1570 Node *base = derived->in(AddPNode::Base); |
| 1571 derived_base_map[derived->_idx] = base; | |
| 1572 return base; | |
| 1573 } | |
| 1574 | |
| 1575 // Recursively find bases for Phis. | |
| 1576 // First check to see if we can avoid a base Phi here. | |
| 1577 Node *base = find_base_for_derived( derived_base_map, derived->in(1),maxlrg); | |
| 1578 uint i; | |
| 1579 for( i = 2; i < derived->req(); i++ ) | |
| 1580 if( base != find_base_for_derived( derived_base_map,derived->in(i),maxlrg)) | |
| 1581 break; | |
| 1582 // Went to the end without finding any different bases? | |
| 1583 if( i == derived->req() ) { // No need for a base Phi here | |
| 1584 derived_base_map[derived->_idx] = base; | |
| 1585 return base; | |
| 1586 } | |
| 1587 | |
| 1588 // Now we see we need a base-Phi here to merge the bases | |
|
729
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1589 const Type *t = base->bottom_type(); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1590 base = new (C, derived->req()) PhiNode( derived->in(0), t ); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1591 for( i = 1; i < derived->req(); i++ ) { |
| 0 | 1592 base->init_req(i, find_base_for_derived(derived_base_map, derived->in(i), maxlrg)); |
|
729
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1593 t = t->meet(base->in(i)->bottom_type()); |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1594 } |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1595 base->as_Phi()->set_type(t); |
| 0 | 1596 |
| 1597 // Search the current block for an existing base-Phi | |
| 1598 Block *b = _cfg._bbs[derived->_idx]; | |
| 1599 for( i = 1; i <= b->end_idx(); i++ ) {// Search for matching Phi | |
| 1600 Node *phi = b->_nodes[i]; | |
| 1601 if( !phi->is_Phi() ) { // Found end of Phis with no match? | |
| 1602 b->_nodes.insert( i, base ); // Must insert created Phi here as base | |
| 1603 _cfg._bbs.map( base->_idx, b ); | |
| 1604 new_lrg(base,maxlrg++); | |
| 1605 break; | |
| 1606 } | |
| 1607 // See if Phi matches. | |
| 1608 uint j; | |
| 1609 for( j = 1; j < base->req(); j++ ) | |
| 1610 if( phi->in(j) != base->in(j) && | |
| 1611 !(phi->in(j)->is_Con() && base->in(j)->is_Con()) ) // allow different NULLs | |
| 1612 break; | |
| 1613 if( j == base->req() ) { // All inputs match? | |
| 1614 base = phi; // Then use existing 'phi' and drop 'base' | |
| 1615 break; | |
| 1616 } | |
| 1617 } | |
| 1618 | |
| 1619 | |
| 1620 // Cache info for later passes | |
| 1621 derived_base_map[derived->_idx] = base; | |
| 1622 return base; | |
| 1623 } | |
| 1624 | |
| 1625 | |
| 1626 //------------------------------stretch_base_pointer_live_ranges--------------- | |
| 1627 // At each Safepoint, insert extra debug edges for each pair of derived value/ | |
| 1628 // base pointer that is live across the Safepoint for oopmap building. The | |
| 1629 // edge pairs get added in after sfpt->jvmtail()->oopoff(), but are in the | |
| 1630 // required edge set. | |
| 1631 bool PhaseChaitin::stretch_base_pointer_live_ranges( ResourceArea *a ) { | |
| 1632 int must_recompute_live = false; | |
| 1633 uint maxlrg = _maxlrg; | |
| 1634 Node **derived_base_map = (Node**)a->Amalloc(sizeof(Node*)*C->unique()); | |
| 1635 memset( derived_base_map, 0, sizeof(Node*)*C->unique() ); | |
| 1636 | |
| 1637 // For all blocks in RPO do... | |
| 1638 for( uint i=0; i<_cfg._num_blocks; i++ ) { | |
| 1639 Block *b = _cfg._blocks[i]; | |
| 1640 // Note use of deep-copy constructor. I cannot hammer the original | |
| 1641 // liveout bits, because they are needed by the following coalesce pass. | |
| 1642 IndexSet liveout(_live->live(b)); | |
| 1643 | |
| 1644 for( uint j = b->end_idx() + 1; j > 1; j-- ) { | |
| 1645 Node *n = b->_nodes[j-1]; | |
| 1646 | |
| 1647 // Pre-split compares of loop-phis. Loop-phis form a cycle we would | |
| 1648 // like to see in the same register. Compare uses the loop-phi and so | |
| 1649 // extends its live range BUT cannot be part of the cycle. If this | |
| 1650 // extended live range overlaps with the update of the loop-phi value | |
| 1651 // we need both alive at the same time -- which requires at least 1 | |
| 1652 // copy. But because Intel has only 2-address registers we end up with | |
| 1653 // at least 2 copies, one before the loop-phi update instruction and | |
| 1654 // one after. Instead we split the input to the compare just after the | |
| 1655 // phi. | |
| 1656 if( n->is_Mach() && n->as_Mach()->ideal_Opcode() == Op_CmpI ) { | |
| 1657 Node *phi = n->in(1); | |
| 1658 if( phi->is_Phi() && phi->as_Phi()->region()->is_Loop() ) { | |
| 1659 Block *phi_block = _cfg._bbs[phi->_idx]; | |
| 1660 if( _cfg._bbs[phi_block->pred(2)->_idx] == b ) { | |
| 1661 const RegMask *mask = C->matcher()->idealreg2spillmask[Op_RegI]; | |
| 1662 Node *spill = new (C) MachSpillCopyNode( phi, *mask, *mask ); | |
| 1663 insert_proj( phi_block, 1, spill, maxlrg++ ); | |
| 1664 n->set_req(1,spill); | |
| 1665 must_recompute_live = true; | |
| 1666 } | |
| 1667 } | |
| 1668 } | |
| 1669 | |
| 1670 // Get value being defined | |
| 1671 uint lidx = n2lidx(n); | |
| 1672 if( lidx && lidx < _maxlrg /* Ignore the occasional brand-new live range */) { | |
| 1673 // Remove from live-out set | |
| 1674 liveout.remove(lidx); | |
| 1675 | |
| 1676 // Copies do not define a new value and so do not interfere. | |
| 1677 // Remove the copies source from the liveout set before interfering. | |
| 1678 uint idx = n->is_Copy(); | |
| 1679 if( idx ) liveout.remove( n2lidx(n->in(idx)) ); | |
| 1680 } | |
| 1681 | |
| 1682 // Found a safepoint? | |
| 1683 JVMState *jvms = n->jvms(); | |
| 1684 if( jvms ) { | |
| 1685 // Now scan for a live derived pointer | |
| 1686 IndexSetIterator elements(&liveout); | |
| 1687 uint neighbor; | |
| 1688 while ((neighbor = elements.next()) != 0) { | |
| 1689 // Find reaching DEF for base and derived values | |
| 1690 // This works because we are still in SSA during this call. | |
| 1691 Node *derived = lrgs(neighbor)._def; | |
| 1692 const TypePtr *tj = derived->bottom_type()->isa_ptr(); | |
|
729
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1693 assert(!derived->bottom_type()->isa_narrowoop() || |
|
04fa5affa478
6709742: find_base_for_derived's use of Ideal NULL is unsafe causing crashes during register allocation
kvn
parents:
673
diff
changeset
|
1694 derived->bottom_type()->make_ptr()->is_ptr()->_offset == 0, "sanity"); |
| 0 | 1695 // If its an OOP with a non-zero offset, then it is derived. |
| 1696 if( tj && tj->_offset != 0 && tj->isa_oop_ptr() ) { | |
| 1697 Node *base = find_base_for_derived( derived_base_map, derived, maxlrg ); | |
| 1698 assert( base->_idx < _names.Size(), "" ); | |
| 1699 // Add reaching DEFs of derived pointer and base pointer as a | |
| 1700 // pair of inputs | |
| 1701 n->add_req( derived ); | |
| 1702 n->add_req( base ); | |
| 1703 | |
| 1704 // See if the base pointer is already live to this point. | |
| 1705 // Since I'm working on the SSA form, live-ness amounts to | |
| 1706 // reaching def's. So if I find the base's live range then | |
| 1707 // I know the base's def reaches here. | |
| 1708 if( (n2lidx(base) >= _maxlrg ||// (Brand new base (hence not live) or | |
| 1709 !liveout.member( n2lidx(base) ) ) && // not live) AND | |
| 1710 (n2lidx(base) > 0) && // not a constant | |
| 1711 _cfg._bbs[base->_idx] != b ) { // base not def'd in blk) | |
| 1712 // Base pointer is not currently live. Since I stretched | |
| 1713 // the base pointer to here and it crosses basic-block | |
| 1714 // boundaries, the global live info is now incorrect. | |
| 1715 // Recompute live. | |
| 1716 must_recompute_live = true; | |
| 1717 } // End of if base pointer is not live to debug info | |
| 1718 } | |
| 1719 } // End of scan all live data for derived ptrs crossing GC point | |
| 1720 } // End of if found a GC point | |
| 1721 | |
| 1722 // Make all inputs live | |
| 1723 if( !n->is_Phi() ) { // Phi function uses come from prior block | |
| 1724 for( uint k = 1; k < n->req(); k++ ) { | |
| 1725 uint lidx = n2lidx(n->in(k)); | |
| 1726 if( lidx < _maxlrg ) | |
| 1727 liveout.insert( lidx ); | |
| 1728 } | |
| 1729 } | |
| 1730 | |
| 1731 } // End of forall instructions in block | |
| 1732 liveout.clear(); // Free the memory used by liveout. | |
| 1733 | |
| 1734 } // End of forall blocks | |
| 1735 _maxlrg = maxlrg; | |
| 1736 | |
| 1737 // If I created a new live range I need to recompute live | |
| 1738 if( maxlrg != _ifg->_maxlrg ) | |
| 1739 must_recompute_live = true; | |
| 1740 | |
| 1741 return must_recompute_live != 0; | |
| 1742 } | |
| 1743 | |
| 1744 | |
| 1745 //------------------------------add_reference---------------------------------- | |
| 1746 // Extend the node to LRG mapping | |
| 1747 void PhaseChaitin::add_reference( const Node *node, const Node *old_node ) { | |
| 1748 _names.extend( node->_idx, n2lidx(old_node) ); | |
| 1749 } | |
| 1750 | |
| 1751 //------------------------------dump------------------------------------------- | |
| 1752 #ifndef PRODUCT | |
| 1753 void PhaseChaitin::dump( const Node *n ) const { | |
| 1754 uint r = (n->_idx < _names.Size() ) ? Find_const(n) : 0; | |
| 1755 tty->print("L%d",r); | |
| 1756 if( r && n->Opcode() != Op_Phi ) { | |
| 1757 if( _node_regs ) { // Got a post-allocation copy of allocation? | |
| 1758 tty->print("["); | |
| 1759 OptoReg::Name second = get_reg_second(n); | |
| 1760 if( OptoReg::is_valid(second) ) { | |
| 1761 if( OptoReg::is_reg(second) ) | |
| 1762 tty->print("%s:",Matcher::regName[second]); | |
| 1763 else | |
| 1764 tty->print("%s+%d:",OptoReg::regname(OptoReg::c_frame_pointer), reg2offset_unchecked(second)); | |
| 1765 } | |
| 1766 OptoReg::Name first = get_reg_first(n); | |
| 1767 if( OptoReg::is_reg(first) ) | |
| 1768 tty->print("%s]",Matcher::regName[first]); | |
| 1769 else | |
| 1770 tty->print("%s+%d]",OptoReg::regname(OptoReg::c_frame_pointer), reg2offset_unchecked(first)); | |
| 1771 } else | |
| 1772 n->out_RegMask().dump(); | |
| 1773 } | |
| 1774 tty->print("/N%d\t",n->_idx); | |
| 1775 tty->print("%s === ", n->Name()); | |
| 1776 uint k; | |
| 1777 for( k = 0; k < n->req(); k++) { | |
| 1778 Node *m = n->in(k); | |
| 1779 if( !m ) tty->print("_ "); | |
| 1780 else { | |
| 1781 uint r = (m->_idx < _names.Size() ) ? Find_const(m) : 0; | |
| 1782 tty->print("L%d",r); | |
| 1783 // Data MultiNode's can have projections with no real registers. | |
| 1784 // Don't die while dumping them. | |
| 1785 int op = n->Opcode(); | |
| 1786 if( r && op != Op_Phi && op != Op_Proj && op != Op_SCMemProj) { | |
| 1787 if( _node_regs ) { | |
| 1788 tty->print("["); | |
| 1789 OptoReg::Name second = get_reg_second(n->in(k)); | |
| 1790 if( OptoReg::is_valid(second) ) { | |
| 1791 if( OptoReg::is_reg(second) ) | |
| 1792 tty->print("%s:",Matcher::regName[second]); | |
| 1793 else | |
| 1794 tty->print("%s+%d:",OptoReg::regname(OptoReg::c_frame_pointer), | |
| 1795 reg2offset_unchecked(second)); | |
| 1796 } | |
| 1797 OptoReg::Name first = get_reg_first(n->in(k)); | |
| 1798 if( OptoReg::is_reg(first) ) | |
| 1799 tty->print("%s]",Matcher::regName[first]); | |
| 1800 else | |
| 1801 tty->print("%s+%d]",OptoReg::regname(OptoReg::c_frame_pointer), | |
| 1802 reg2offset_unchecked(first)); | |
| 1803 } else | |
| 1804 n->in_RegMask(k).dump(); | |
| 1805 } | |
| 1806 tty->print("/N%d ",m->_idx); | |
| 1807 } | |
| 1808 } | |
| 1809 if( k < n->len() && n->in(k) ) tty->print("| "); | |
| 1810 for( ; k < n->len(); k++ ) { | |
| 1811 Node *m = n->in(k); | |
| 1812 if( !m ) break; | |
| 1813 uint r = (m->_idx < _names.Size() ) ? Find_const(m) : 0; | |
| 1814 tty->print("L%d",r); | |
| 1815 tty->print("/N%d ",m->_idx); | |
| 1816 } | |
| 1817 if( n->is_Mach() ) n->as_Mach()->dump_spec(tty); | |
| 1818 else n->dump_spec(tty); | |
| 1819 if( _spilled_once.test(n->_idx ) ) { | |
| 1820 tty->print(" Spill_1"); | |
| 1821 if( _spilled_twice.test(n->_idx ) ) | |
| 1822 tty->print(" Spill_2"); | |
| 1823 } | |
| 1824 tty->print("\n"); | |
| 1825 } | |
| 1826 | |
| 1827 void PhaseChaitin::dump( const Block * b ) const { | |
| 1828 b->dump_head( &_cfg._bbs ); | |
| 1829 | |
| 1830 // For all instructions | |
| 1831 for( uint j = 0; j < b->_nodes.size(); j++ ) | |
| 1832 dump(b->_nodes[j]); | |
| 1833 // Print live-out info at end of block | |
| 1834 if( _live ) { | |
| 1835 tty->print("Liveout: "); | |
| 1836 IndexSet *live = _live->live(b); | |
| 1837 IndexSetIterator elements(live); | |
| 1838 tty->print("{"); | |
| 1839 uint i; | |
| 1840 while ((i = elements.next()) != 0) { | |
| 1841 tty->print("L%d ", Find_const(i)); | |
| 1842 } | |
| 1843 tty->print_cr("}"); | |
| 1844 } | |
| 1845 tty->print("\n"); | |
| 1846 } | |
| 1847 | |
| 1848 void PhaseChaitin::dump() const { | |
| 1849 tty->print( "--- Chaitin -- argsize: %d framesize: %d ---\n", | |
| 1850 _matcher._new_SP, _framesize ); | |
| 1851 | |
| 1852 // For all blocks | |
| 1853 for( uint i = 0; i < _cfg._num_blocks; i++ ) | |
| 1854 dump(_cfg._blocks[i]); | |
| 1855 // End of per-block dump | |
| 1856 tty->print("\n"); | |
| 1857 | |
| 1858 if (!_ifg) { | |
| 1859 tty->print("(No IFG.)\n"); | |
| 1860 return; | |
| 1861 } | |
| 1862 | |
| 1863 // Dump LRG array | |
| 1864 tty->print("--- Live RanGe Array ---\n"); | |
| 1865 for(uint i2 = 1; i2 < _maxlrg; i2++ ) { | |
| 1866 tty->print("L%d: ",i2); | |
| 1867 if( i2 < _ifg->_maxlrg ) lrgs(i2).dump( ); | |
|
2016
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
1868 else tty->print_cr("new LRG"); |
| 0 | 1869 } |
| 1870 tty->print_cr(""); | |
| 1871 | |
| 1872 // Dump lo-degree list | |
| 1873 tty->print("Lo degree: "); | |
| 1874 for(uint i3 = _lo_degree; i3; i3 = lrgs(i3)._next ) | |
| 1875 tty->print("L%d ",i3); | |
| 1876 tty->print_cr(""); | |
| 1877 | |
| 1878 // Dump lo-stk-degree list | |
| 1879 tty->print("Lo stk degree: "); | |
| 1880 for(uint i4 = _lo_stk_degree; i4; i4 = lrgs(i4)._next ) | |
| 1881 tty->print("L%d ",i4); | |
| 1882 tty->print_cr(""); | |
| 1883 | |
| 1884 // Dump lo-degree list | |
| 1885 tty->print("Hi degree: "); | |
| 1886 for(uint i5 = _hi_degree; i5; i5 = lrgs(i5)._next ) | |
| 1887 tty->print("L%d ",i5); | |
| 1888 tty->print_cr(""); | |
| 1889 } | |
| 1890 | |
| 1891 //------------------------------dump_degree_lists------------------------------ | |
| 1892 void PhaseChaitin::dump_degree_lists() const { | |
| 1893 // Dump lo-degree list | |
| 1894 tty->print("Lo degree: "); | |
| 1895 for( uint i = _lo_degree; i; i = lrgs(i)._next ) | |
| 1896 tty->print("L%d ",i); | |
| 1897 tty->print_cr(""); | |
| 1898 | |
| 1899 // Dump lo-stk-degree list | |
| 1900 tty->print("Lo stk degree: "); | |
| 1901 for(uint i2 = _lo_stk_degree; i2; i2 = lrgs(i2)._next ) | |
| 1902 tty->print("L%d ",i2); | |
| 1903 tty->print_cr(""); | |
| 1904 | |
| 1905 // Dump lo-degree list | |
| 1906 tty->print("Hi degree: "); | |
| 1907 for(uint i3 = _hi_degree; i3; i3 = lrgs(i3)._next ) | |
| 1908 tty->print("L%d ",i3); | |
| 1909 tty->print_cr(""); | |
| 1910 } | |
| 1911 | |
| 1912 //------------------------------dump_simplified-------------------------------- | |
| 1913 void PhaseChaitin::dump_simplified() const { | |
| 1914 tty->print("Simplified: "); | |
| 1915 for( uint i = _simplified; i; i = lrgs(i)._next ) | |
| 1916 tty->print("L%d ",i); | |
| 1917 tty->print_cr(""); | |
| 1918 } | |
| 1919 | |
| 1920 static char *print_reg( OptoReg::Name reg, const PhaseChaitin *pc, char *buf ) { | |
| 1921 if ((int)reg < 0) | |
| 1922 sprintf(buf, "<OptoReg::%d>", (int)reg); | |
| 1923 else if (OptoReg::is_reg(reg)) | |
| 1924 strcpy(buf, Matcher::regName[reg]); | |
| 1925 else | |
| 1926 sprintf(buf,"%s + #%d",OptoReg::regname(OptoReg::c_frame_pointer), | |
| 1927 pc->reg2offset(reg)); | |
| 1928 return buf+strlen(buf); | |
| 1929 } | |
| 1930 | |
| 1931 //------------------------------dump_register---------------------------------- | |
| 1932 // Dump a register name into a buffer. Be intelligent if we get called | |
| 1933 // before allocation is complete. | |
| 1934 char *PhaseChaitin::dump_register( const Node *n, char *buf ) const { | |
| 1935 if( !this ) { // Not got anything? | |
| 1936 sprintf(buf,"N%d",n->_idx); // Then use Node index | |
| 1937 } else if( _node_regs ) { | |
| 1938 // Post allocation, use direct mappings, no LRG info available | |
| 1939 print_reg( get_reg_first(n), this, buf ); | |
| 1940 } else { | |
| 1941 uint lidx = Find_const(n); // Grab LRG number | |
| 1942 if( !_ifg ) { | |
| 1943 sprintf(buf,"L%d",lidx); // No register binding yet | |
| 1944 } else if( !lidx ) { // Special, not allocated value | |
| 1945 strcpy(buf,"Special"); | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1946 } else { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1947 if (lrgs(lidx)._is_vector) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1948 if (lrgs(lidx).mask().is_bound_set(lrgs(lidx).num_regs())) |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1949 print_reg( lrgs(lidx).reg(), this, buf ); // a bound machine register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1950 else |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1951 sprintf(buf,"L%d",lidx); // No register binding yet |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1952 } else if( (lrgs(lidx).num_regs() == 1) |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1953 ? lrgs(lidx).mask().is_bound1() |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1954 : lrgs(lidx).mask().is_bound_pair() ) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1955 // Hah! We have a bound machine register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1956 print_reg( lrgs(lidx).reg(), this, buf ); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1957 } else { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1958 sprintf(buf,"L%d",lidx); // No register binding yet |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4950
diff
changeset
|
1959 } |
| 0 | 1960 } |
| 1961 } | |
| 1962 return buf+strlen(buf); | |
| 1963 } | |
| 1964 | |
| 1965 //----------------------dump_for_spill_split_recycle-------------------------- | |
| 1966 void PhaseChaitin::dump_for_spill_split_recycle() const { | |
| 1967 if( WizardMode && (PrintCompilation || PrintOpto) ) { | |
| 1968 // Display which live ranges need to be split and the allocator's state | |
| 1969 tty->print_cr("Graph-Coloring Iteration %d will split the following live ranges", _trip_cnt); | |
| 1970 for( uint bidx = 1; bidx < _maxlrg; bidx++ ) { | |
| 1971 if( lrgs(bidx).alive() && lrgs(bidx).reg() >= LRG::SPILL_REG ) { | |
| 1972 tty->print("L%d: ", bidx); | |
| 1973 lrgs(bidx).dump(); | |
| 1974 } | |
| 1975 } | |
| 1976 tty->cr(); | |
| 1977 dump(); | |
| 1978 } | |
| 1979 } | |
| 1980 | |
| 1981 //------------------------------dump_frame------------------------------------ | |
| 1982 void PhaseChaitin::dump_frame() const { | |
| 1983 const char *fp = OptoReg::regname(OptoReg::c_frame_pointer); | |
| 1984 const TypeTuple *domain = C->tf()->domain(); | |
| 1985 const int argcnt = domain->cnt() - TypeFunc::Parms; | |
| 1986 | |
| 1987 // Incoming arguments in registers dump | |
| 1988 for( int k = 0; k < argcnt; k++ ) { | |
| 1989 OptoReg::Name parmreg = _matcher._parm_regs[k].first(); | |
| 1990 if( OptoReg::is_reg(parmreg)) { | |
| 1991 const char *reg_name = OptoReg::regname(parmreg); | |
| 1992 tty->print("#r%3.3d %s", parmreg, reg_name); | |
| 1993 parmreg = _matcher._parm_regs[k].second(); | |
| 1994 if( OptoReg::is_reg(parmreg)) { | |
| 1995 tty->print(":%s", OptoReg::regname(parmreg)); | |
| 1996 } | |
| 1997 tty->print(" : parm %d: ", k); | |
| 1998 domain->field_at(k + TypeFunc::Parms)->dump(); | |
| 1999 tty->print_cr(""); | |
| 2000 } | |
| 2001 } | |
| 2002 | |
| 2003 // Check for un-owned padding above incoming args | |
| 2004 OptoReg::Name reg = _matcher._new_SP; | |
| 2005 if( reg > _matcher._in_arg_limit ) { | |
| 2006 reg = OptoReg::add(reg, -1); | |
| 2007 tty->print_cr("#r%3.3d %s+%2d: pad0, owned by CALLER", reg, fp, reg2offset_unchecked(reg)); | |
| 2008 } | |
| 2009 | |
| 2010 // Incoming argument area dump | |
| 2011 OptoReg::Name begin_in_arg = OptoReg::add(_matcher._old_SP,C->out_preserve_stack_slots()); | |
| 2012 while( reg > begin_in_arg ) { | |
| 2013 reg = OptoReg::add(reg, -1); | |
| 2014 tty->print("#r%3.3d %s+%2d: ",reg,fp,reg2offset_unchecked(reg)); | |
| 2015 int j; | |
| 2016 for( j = 0; j < argcnt; j++) { | |
| 2017 if( _matcher._parm_regs[j].first() == reg || | |
| 2018 _matcher._parm_regs[j].second() == reg ) { | |
| 2019 tty->print("parm %d: ",j); | |
| 2020 domain->field_at(j + TypeFunc::Parms)->dump(); | |
| 2021 tty->print_cr(""); | |
| 2022 break; | |
| 2023 } | |
| 2024 } | |
| 2025 if( j >= argcnt ) | |
| 2026 tty->print_cr("HOLE, owned by SELF"); | |
| 2027 } | |
| 2028 | |
| 2029 // Old outgoing preserve area | |
| 2030 while( reg > _matcher._old_SP ) { | |
| 2031 reg = OptoReg::add(reg, -1); | |
| 2032 tty->print_cr("#r%3.3d %s+%2d: old out preserve",reg,fp,reg2offset_unchecked(reg)); | |
| 2033 } | |
| 2034 | |
| 2035 // Old SP | |
| 2036 tty->print_cr("# -- Old %s -- Framesize: %d --",fp, | |
| 2037 reg2offset_unchecked(OptoReg::add(_matcher._old_SP,-1)) - reg2offset_unchecked(_matcher._new_SP)+jintSize); | |
| 2038 | |
| 2039 // Preserve area dump | |
| 4950 | 2040 int fixed_slots = C->fixed_slots(); |
| 2041 OptoReg::Name begin_in_preserve = OptoReg::add(_matcher._old_SP, -(int)C->in_preserve_stack_slots()); | |
| 2042 OptoReg::Name return_addr = _matcher.return_addr(); | |
| 2043 | |
| 0 | 2044 reg = OptoReg::add(reg, -1); |
| 4950 | 2045 while (OptoReg::is_stack(reg)) { |
| 0 | 2046 tty->print("#r%3.3d %s+%2d: ",reg,fp,reg2offset_unchecked(reg)); |
| 4950 | 2047 if (return_addr == reg) { |
| 0 | 2048 tty->print_cr("return address"); |
| 4950 | 2049 } else if (reg >= begin_in_preserve) { |
| 2050 // Preserved slots are present on x86 | |
| 2051 if (return_addr == OptoReg::add(reg, VMRegImpl::slots_per_word)) | |
| 2052 tty->print_cr("saved fp register"); | |
| 2053 else if (return_addr == OptoReg::add(reg, 2*VMRegImpl::slots_per_word) && | |
| 2054 VerifyStackAtCalls) | |
| 2055 tty->print_cr("0xBADB100D +VerifyStackAtCalls"); | |
| 2056 else | |
| 2057 tty->print_cr("in_preserve"); | |
| 2058 } else if ((int)OptoReg::reg2stack(reg) < fixed_slots) { | |
| 0 | 2059 tty->print_cr("Fixed slot %d", OptoReg::reg2stack(reg)); |
| 4950 | 2060 } else { |
| 2061 tty->print_cr("pad2, stack alignment"); | |
| 2062 } | |
| 0 | 2063 reg = OptoReg::add(reg, -1); |
| 2064 } | |
| 2065 | |
| 2066 // Spill area dump | |
| 2067 reg = OptoReg::add(_matcher._new_SP, _framesize ); | |
| 2068 while( reg > _matcher._out_arg_limit ) { | |
| 2069 reg = OptoReg::add(reg, -1); | |
| 2070 tty->print_cr("#r%3.3d %s+%2d: spill",reg,fp,reg2offset_unchecked(reg)); | |
| 2071 } | |
| 2072 | |
| 2073 // Outgoing argument area dump | |
| 2074 while( reg > OptoReg::add(_matcher._new_SP, C->out_preserve_stack_slots()) ) { | |
| 2075 reg = OptoReg::add(reg, -1); | |
| 2076 tty->print_cr("#r%3.3d %s+%2d: outgoing argument",reg,fp,reg2offset_unchecked(reg)); | |
| 2077 } | |
| 2078 | |
| 2079 // Outgoing new preserve area | |
| 2080 while( reg > _matcher._new_SP ) { | |
| 2081 reg = OptoReg::add(reg, -1); | |
| 2082 tty->print_cr("#r%3.3d %s+%2d: new out preserve",reg,fp,reg2offset_unchecked(reg)); | |
| 2083 } | |
| 2084 tty->print_cr("#"); | |
| 2085 } | |
| 2086 | |
| 2087 //------------------------------dump_bb---------------------------------------- | |
| 2088 void PhaseChaitin::dump_bb( uint pre_order ) const { | |
| 2089 tty->print_cr("---dump of B%d---",pre_order); | |
| 2090 for( uint i = 0; i < _cfg._num_blocks; i++ ) { | |
| 2091 Block *b = _cfg._blocks[i]; | |
| 2092 if( b->_pre_order == pre_order ) | |
| 2093 dump(b); | |
| 2094 } | |
| 2095 } | |
| 2096 | |
| 2097 //------------------------------dump_lrg--------------------------------------- | |
|
2016
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2098 void PhaseChaitin::dump_lrg( uint lidx, bool defs_only ) const { |
| 0 | 2099 tty->print_cr("---dump of L%d---",lidx); |
| 2100 | |
| 2101 if( _ifg ) { | |
| 2102 if( lidx >= _maxlrg ) { | |
| 2103 tty->print("Attempt to print live range index beyond max live range.\n"); | |
| 2104 return; | |
| 2105 } | |
| 2106 tty->print("L%d: ",lidx); | |
|
2016
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2107 if( lidx < _ifg->_maxlrg ) lrgs(lidx).dump( ); |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2108 else tty->print_cr("new LRG"); |
| 0 | 2109 } |
|
2016
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2110 if( _ifg && lidx < _ifg->_maxlrg) { |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2111 tty->print("Neighbors: %d - ", _ifg->neighbor_cnt(lidx)); |
| 0 | 2112 _ifg->neighbors(lidx)->dump(); |
| 2113 tty->cr(); | |
| 2114 } | |
| 2115 // For all blocks | |
| 2116 for( uint i = 0; i < _cfg._num_blocks; i++ ) { | |
| 2117 Block *b = _cfg._blocks[i]; | |
| 2118 int dump_once = 0; | |
| 2119 | |
| 2120 // For all instructions | |
| 2121 for( uint j = 0; j < b->_nodes.size(); j++ ) { | |
| 2122 Node *n = b->_nodes[j]; | |
| 2123 if( Find_const(n) == lidx ) { | |
| 2124 if( !dump_once++ ) { | |
| 2125 tty->cr(); | |
| 2126 b->dump_head( &_cfg._bbs ); | |
| 2127 } | |
| 2128 dump(n); | |
| 2129 continue; | |
| 2130 } | |
|
2016
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2131 if (!defs_only) { |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2132 uint cnt = n->req(); |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2133 for( uint k = 1; k < cnt; k++ ) { |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2134 Node *m = n->in(k); |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2135 if (!m) continue; // be robust in the dumper |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2136 if( Find_const(m) == lidx ) { |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2137 if( !dump_once++ ) { |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2138 tty->cr(); |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2139 b->dump_head( &_cfg._bbs ); |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2140 } |
|
361783318e7e
7004940: CTW: assert(!def_outside->member(r)) failed: Use of external LRG overlaps the same LRG
never
parents:
1972
diff
changeset
|
2141 dump(n); |
| 0 | 2142 } |
| 2143 } | |
| 2144 } | |
| 2145 } | |
| 2146 } // End of per-block dump | |
| 2147 tty->cr(); | |
| 2148 } | |
| 2149 #endif // not PRODUCT | |
| 2150 | |
| 2151 //------------------------------print_chaitin_statistics------------------------------- | |
| 2152 int PhaseChaitin::_final_loads = 0; | |
| 2153 int PhaseChaitin::_final_stores = 0; | |
| 2154 int PhaseChaitin::_final_memoves= 0; | |
| 2155 int PhaseChaitin::_final_copies = 0; | |
| 2156 double PhaseChaitin::_final_load_cost = 0; | |
| 2157 double PhaseChaitin::_final_store_cost = 0; | |
| 2158 double PhaseChaitin::_final_memove_cost= 0; | |
| 2159 double PhaseChaitin::_final_copy_cost = 0; | |
| 2160 int PhaseChaitin::_conserv_coalesce = 0; | |
| 2161 int PhaseChaitin::_conserv_coalesce_pair = 0; | |
| 2162 int PhaseChaitin::_conserv_coalesce_trie = 0; | |
| 2163 int PhaseChaitin::_conserv_coalesce_quad = 0; | |
| 2164 int PhaseChaitin::_post_alloc = 0; | |
| 2165 int PhaseChaitin::_lost_opp_pp_coalesce = 0; | |
| 2166 int PhaseChaitin::_lost_opp_cflow_coalesce = 0; | |
| 2167 int PhaseChaitin::_used_cisc_instructions = 0; | |
| 2168 int PhaseChaitin::_unused_cisc_instructions = 0; | |
| 2169 int PhaseChaitin::_allocator_attempts = 0; | |
| 2170 int PhaseChaitin::_allocator_successes = 0; | |
| 2171 | |
| 2172 #ifndef PRODUCT | |
| 2173 uint PhaseChaitin::_high_pressure = 0; | |
| 2174 uint PhaseChaitin::_low_pressure = 0; | |
| 2175 | |
| 2176 void PhaseChaitin::print_chaitin_statistics() { | |
| 2177 tty->print_cr("Inserted %d spill loads, %d spill stores, %d mem-mem moves and %d copies.", _final_loads, _final_stores, _final_memoves, _final_copies); | |
| 2178 tty->print_cr("Total load cost= %6.0f, store cost = %6.0f, mem-mem cost = %5.2f, copy cost = %5.0f.", _final_load_cost, _final_store_cost, _final_memove_cost, _final_copy_cost); | |
| 2179 tty->print_cr("Adjusted spill cost = %7.0f.", | |
| 2180 _final_load_cost*4.0 + _final_store_cost * 2.0 + | |
| 2181 _final_copy_cost*1.0 + _final_memove_cost*12.0); | |
| 2182 tty->print("Conservatively coalesced %d copies, %d pairs", | |
| 2183 _conserv_coalesce, _conserv_coalesce_pair); | |
| 2184 if( _conserv_coalesce_trie || _conserv_coalesce_quad ) | |
| 2185 tty->print(", %d tries, %d quads", _conserv_coalesce_trie, _conserv_coalesce_quad); | |
| 2186 tty->print_cr(", %d post alloc.", _post_alloc); | |
| 2187 if( _lost_opp_pp_coalesce || _lost_opp_cflow_coalesce ) | |
| 2188 tty->print_cr("Lost coalesce opportunity, %d private-private, and %d cflow interfered.", | |
| 2189 _lost_opp_pp_coalesce, _lost_opp_cflow_coalesce ); | |
| 2190 if( _used_cisc_instructions || _unused_cisc_instructions ) | |
| 2191 tty->print_cr("Used cisc instruction %d, remained in register %d", | |
| 2192 _used_cisc_instructions, _unused_cisc_instructions); | |
| 2193 if( _allocator_successes != 0 ) | |
| 2194 tty->print_cr("Average allocation trips %f", (float)_allocator_attempts/(float)_allocator_successes); | |
| 2195 tty->print_cr("High Pressure Blocks = %d, Low Pressure Blocks = %d", _high_pressure, _low_pressure); | |
| 2196 } | |
| 2197 #endif // not PRODUCT |