annotate src/share/vm/c1/c1_LIR.hpp @ 8860:46f6f063b272

7153771: array bound check elimination for c1 Summary: when possible optimize out array bound checks, inserting predicates when needed. Reviewed-by: never, kvn, twisti Contributed-by: thomaswue <thomas.wuerthinger@oracle.com>
author roland
date Thu, 21 Mar 2013 09:27:54 +0100
parents 47bc9800972c
children acadb114c818
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
2 * Copyright (c) 2000, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1507
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1507
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1507
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
25 #ifndef SHARE_VM_C1_C1_LIR_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
26 #define SHARE_VM_C1_C1_LIR_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
27
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
28 #include "c1/c1_ValueType.hpp"
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
29 #include "oops/method.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
30
0
a61af66fc99e Initial load
duke
parents:
diff changeset
31 class BlockBegin;
a61af66fc99e Initial load
duke
parents:
diff changeset
32 class BlockList;
a61af66fc99e Initial load
duke
parents:
diff changeset
33 class LIR_Assembler;
a61af66fc99e Initial load
duke
parents:
diff changeset
34 class CodeEmitInfo;
a61af66fc99e Initial load
duke
parents:
diff changeset
35 class CodeStub;
a61af66fc99e Initial load
duke
parents:
diff changeset
36 class CodeStubList;
a61af66fc99e Initial load
duke
parents:
diff changeset
37 class ArrayCopyStub;
a61af66fc99e Initial load
duke
parents:
diff changeset
38 class LIR_Op;
a61af66fc99e Initial load
duke
parents:
diff changeset
39 class ciType;
a61af66fc99e Initial load
duke
parents:
diff changeset
40 class ValueType;
a61af66fc99e Initial load
duke
parents:
diff changeset
41 class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
42 class FpuStackSim;
a61af66fc99e Initial load
duke
parents:
diff changeset
43
a61af66fc99e Initial load
duke
parents:
diff changeset
44 //---------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // LIR Operands
a61af66fc99e Initial load
duke
parents:
diff changeset
46 // LIR_OprDesc
a61af66fc99e Initial load
duke
parents:
diff changeset
47 // LIR_OprPtr
a61af66fc99e Initial load
duke
parents:
diff changeset
48 // LIR_Const
a61af66fc99e Initial load
duke
parents:
diff changeset
49 // LIR_Address
a61af66fc99e Initial load
duke
parents:
diff changeset
50 //---------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
51 class LIR_OprDesc;
a61af66fc99e Initial load
duke
parents:
diff changeset
52 class LIR_OprPtr;
a61af66fc99e Initial load
duke
parents:
diff changeset
53 class LIR_Const;
a61af66fc99e Initial load
duke
parents:
diff changeset
54 class LIR_Address;
a61af66fc99e Initial load
duke
parents:
diff changeset
55 class LIR_OprVisitor;
a61af66fc99e Initial load
duke
parents:
diff changeset
56
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 typedef LIR_OprDesc* LIR_Opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
59 typedef int RegNr;
a61af66fc99e Initial load
duke
parents:
diff changeset
60
a61af66fc99e Initial load
duke
parents:
diff changeset
61 define_array(LIR_OprArray, LIR_Opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
62 define_stack(LIR_OprList, LIR_OprArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64 define_array(LIR_OprRefArray, LIR_Opr*)
a61af66fc99e Initial load
duke
parents:
diff changeset
65 define_stack(LIR_OprRefList, LIR_OprRefArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
66
a61af66fc99e Initial load
duke
parents:
diff changeset
67 define_array(CodeEmitInfoArray, CodeEmitInfo*)
a61af66fc99e Initial load
duke
parents:
diff changeset
68 define_stack(CodeEmitInfoList, CodeEmitInfoArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
69
a61af66fc99e Initial load
duke
parents:
diff changeset
70 define_array(LIR_OpArray, LIR_Op*)
a61af66fc99e Initial load
duke
parents:
diff changeset
71 define_stack(LIR_OpList, LIR_OpArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
72
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // define LIR_OprPtr early so LIR_OprDesc can refer to it
a61af66fc99e Initial load
duke
parents:
diff changeset
74 class LIR_OprPtr: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
75 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
76 bool is_oop_pointer() const { return (type() == T_OBJECT); }
a61af66fc99e Initial load
duke
parents:
diff changeset
77 bool is_float_kind() const { BasicType t = type(); return (t == T_FLOAT) || (t == T_DOUBLE); }
a61af66fc99e Initial load
duke
parents:
diff changeset
78
a61af66fc99e Initial load
duke
parents:
diff changeset
79 virtual LIR_Const* as_constant() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
80 virtual LIR_Address* as_address() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
81 virtual BasicType type() const = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
82 virtual void print_value_on(outputStream* out) const = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
83 };
a61af66fc99e Initial load
duke
parents:
diff changeset
84
a61af66fc99e Initial load
duke
parents:
diff changeset
85
a61af66fc99e Initial load
duke
parents:
diff changeset
86
a61af66fc99e Initial load
duke
parents:
diff changeset
87 // LIR constants
a61af66fc99e Initial load
duke
parents:
diff changeset
88 class LIR_Const: public LIR_OprPtr {
a61af66fc99e Initial load
duke
parents:
diff changeset
89 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
90 JavaValue _value;
a61af66fc99e Initial load
duke
parents:
diff changeset
91
a61af66fc99e Initial load
duke
parents:
diff changeset
92 void type_check(BasicType t) const { assert(type() == t, "type check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
93 void type_check(BasicType t1, BasicType t2) const { assert(type() == t1 || type() == t2, "type check"); }
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
94 void type_check(BasicType t1, BasicType t2, BasicType t3) const { assert(type() == t1 || type() == t2 || type() == t3, "type check"); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
95
a61af66fc99e Initial load
duke
parents:
diff changeset
96 public:
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
97 LIR_Const(jint i, bool is_address=false) { _value.set_type(is_address?T_ADDRESS:T_INT); _value.set_jint(i); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
98 LIR_Const(jlong l) { _value.set_type(T_LONG); _value.set_jlong(l); }
a61af66fc99e Initial load
duke
parents:
diff changeset
99 LIR_Const(jfloat f) { _value.set_type(T_FLOAT); _value.set_jfloat(f); }
a61af66fc99e Initial load
duke
parents:
diff changeset
100 LIR_Const(jdouble d) { _value.set_type(T_DOUBLE); _value.set_jdouble(d); }
a61af66fc99e Initial load
duke
parents:
diff changeset
101 LIR_Const(jobject o) { _value.set_type(T_OBJECT); _value.set_jobject(o); }
a61af66fc99e Initial load
duke
parents:
diff changeset
102 LIR_Const(void* p) {
a61af66fc99e Initial load
duke
parents:
diff changeset
103 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
104 assert(sizeof(jlong) >= sizeof(p), "too small");;
a61af66fc99e Initial load
duke
parents:
diff changeset
105 _value.set_type(T_LONG); _value.set_jlong((jlong)p);
a61af66fc99e Initial load
duke
parents:
diff changeset
106 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
107 assert(sizeof(jint) >= sizeof(p), "too small");;
a61af66fc99e Initial load
duke
parents:
diff changeset
108 _value.set_type(T_INT); _value.set_jint((jint)p);
a61af66fc99e Initial load
duke
parents:
diff changeset
109 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
110 }
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
111 LIR_Const(Metadata* m) {
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
112 _value.set_type(T_METADATA);
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
113 #ifdef _LP64
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
114 _value.set_jlong((jlong)m);
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
115 #else
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
116 _value.set_jint((jint)m);
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
117 #endif // _LP64
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
118 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
119
a61af66fc99e Initial load
duke
parents:
diff changeset
120 virtual BasicType type() const { return _value.get_type(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
121 virtual LIR_Const* as_constant() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
122
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
123 jint as_jint() const { type_check(T_INT, T_ADDRESS); return _value.get_jint(); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
124 jlong as_jlong() const { type_check(T_LONG ); return _value.get_jlong(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
125 jfloat as_jfloat() const { type_check(T_FLOAT ); return _value.get_jfloat(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
126 jdouble as_jdouble() const { type_check(T_DOUBLE); return _value.get_jdouble(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
127 jobject as_jobject() const { type_check(T_OBJECT); return _value.get_jobject(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
128 jint as_jint_lo() const { type_check(T_LONG ); return low(_value.get_jlong()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
129 jint as_jint_hi() const { type_check(T_LONG ); return high(_value.get_jlong()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
130
a61af66fc99e Initial load
duke
parents:
diff changeset
131 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
132 address as_pointer() const { type_check(T_LONG ); return (address)_value.get_jlong(); }
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
133 Metadata* as_metadata() const { type_check(T_METADATA); return (Metadata*)_value.get_jlong(); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
134 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
135 address as_pointer() const { type_check(T_INT ); return (address)_value.get_jint(); }
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
136 Metadata* as_metadata() const { type_check(T_METADATA); return (Metadata*)_value.get_jint(); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
137 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
138
a61af66fc99e Initial load
duke
parents:
diff changeset
139
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
140 jint as_jint_bits() const { type_check(T_FLOAT, T_INT, T_ADDRESS); return _value.get_jint(); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
141 jint as_jint_lo_bits() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
142 if (type() == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
143 return low(jlong_cast(_value.get_jdouble()));
a61af66fc99e Initial load
duke
parents:
diff changeset
144 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
145 return as_jint_lo();
a61af66fc99e Initial load
duke
parents:
diff changeset
146 }
a61af66fc99e Initial load
duke
parents:
diff changeset
147 }
a61af66fc99e Initial load
duke
parents:
diff changeset
148 jint as_jint_hi_bits() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
149 if (type() == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
150 return high(jlong_cast(_value.get_jdouble()));
a61af66fc99e Initial load
duke
parents:
diff changeset
151 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
152 return as_jint_hi();
a61af66fc99e Initial load
duke
parents:
diff changeset
153 }
a61af66fc99e Initial load
duke
parents:
diff changeset
154 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
155 jlong as_jlong_bits() const {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
156 if (type() == T_DOUBLE) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
157 return jlong_cast(_value.get_jdouble());
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
158 } else {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
159 return as_jlong();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
160 }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
161 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
162
a61af66fc99e Initial load
duke
parents:
diff changeset
163 virtual void print_value_on(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
164
a61af66fc99e Initial load
duke
parents:
diff changeset
165
a61af66fc99e Initial load
duke
parents:
diff changeset
166 bool is_zero_float() {
a61af66fc99e Initial load
duke
parents:
diff changeset
167 jfloat f = as_jfloat();
a61af66fc99e Initial load
duke
parents:
diff changeset
168 jfloat ok = 0.0f;
a61af66fc99e Initial load
duke
parents:
diff changeset
169 return jint_cast(f) == jint_cast(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
170 }
a61af66fc99e Initial load
duke
parents:
diff changeset
171
a61af66fc99e Initial load
duke
parents:
diff changeset
172 bool is_one_float() {
a61af66fc99e Initial load
duke
parents:
diff changeset
173 jfloat f = as_jfloat();
a61af66fc99e Initial load
duke
parents:
diff changeset
174 return !g_isnan(f) && g_isfinite(f) && f == 1.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
175 }
a61af66fc99e Initial load
duke
parents:
diff changeset
176
a61af66fc99e Initial load
duke
parents:
diff changeset
177 bool is_zero_double() {
a61af66fc99e Initial load
duke
parents:
diff changeset
178 jdouble d = as_jdouble();
a61af66fc99e Initial load
duke
parents:
diff changeset
179 jdouble ok = 0.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
180 return jlong_cast(d) == jlong_cast(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
181 }
a61af66fc99e Initial load
duke
parents:
diff changeset
182
a61af66fc99e Initial load
duke
parents:
diff changeset
183 bool is_one_double() {
a61af66fc99e Initial load
duke
parents:
diff changeset
184 jdouble d = as_jdouble();
a61af66fc99e Initial load
duke
parents:
diff changeset
185 return !g_isnan(d) && g_isfinite(d) && d == 1.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
186 }
a61af66fc99e Initial load
duke
parents:
diff changeset
187 };
a61af66fc99e Initial load
duke
parents:
diff changeset
188
a61af66fc99e Initial load
duke
parents:
diff changeset
189
a61af66fc99e Initial load
duke
parents:
diff changeset
190 //---------------------LIR Operand descriptor------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
191 //
a61af66fc99e Initial load
duke
parents:
diff changeset
192 // The class LIR_OprDesc represents a LIR instruction operand;
a61af66fc99e Initial load
duke
parents:
diff changeset
193 // it can be a register (ALU/FPU), stack location or a constant;
a61af66fc99e Initial load
duke
parents:
diff changeset
194 // Constants and addresses are represented as resource area allocated
a61af66fc99e Initial load
duke
parents:
diff changeset
195 // structures (see above).
a61af66fc99e Initial load
duke
parents:
diff changeset
196 // Registers and stack locations are inlined into the this pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
197 // (see value function).
a61af66fc99e Initial load
duke
parents:
diff changeset
198
a61af66fc99e Initial load
duke
parents:
diff changeset
199 class LIR_OprDesc: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
200 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
201 // value structure:
a61af66fc99e Initial load
duke
parents:
diff changeset
202 // data opr-type opr-kind
a61af66fc99e Initial load
duke
parents:
diff changeset
203 // +--------------+-------+-------+
a61af66fc99e Initial load
duke
parents:
diff changeset
204 // [max...........|7 6 5 4|3 2 1 0]
a61af66fc99e Initial load
duke
parents:
diff changeset
205 // ^
a61af66fc99e Initial load
duke
parents:
diff changeset
206 // is_pointer bit
a61af66fc99e Initial load
duke
parents:
diff changeset
207 //
a61af66fc99e Initial load
duke
parents:
diff changeset
208 // lowest bit cleared, means it is a structure pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
209 // we need 4 bits to represent types
a61af66fc99e Initial load
duke
parents:
diff changeset
210
a61af66fc99e Initial load
duke
parents:
diff changeset
211 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
212 friend class LIR_OprFact;
a61af66fc99e Initial load
duke
parents:
diff changeset
213
a61af66fc99e Initial load
duke
parents:
diff changeset
214 // Conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
215 intptr_t value() const { return (intptr_t) this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
216
a61af66fc99e Initial load
duke
parents:
diff changeset
217 bool check_value_mask(intptr_t mask, intptr_t masked_value) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
218 return (value() & mask) == masked_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
219 }
a61af66fc99e Initial load
duke
parents:
diff changeset
220
a61af66fc99e Initial load
duke
parents:
diff changeset
221 enum OprKind {
a61af66fc99e Initial load
duke
parents:
diff changeset
222 pointer_value = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
223 , stack_value = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
224 , cpu_register = 3
a61af66fc99e Initial load
duke
parents:
diff changeset
225 , fpu_register = 5
a61af66fc99e Initial load
duke
parents:
diff changeset
226 , illegal_value = 7
a61af66fc99e Initial load
duke
parents:
diff changeset
227 };
a61af66fc99e Initial load
duke
parents:
diff changeset
228
a61af66fc99e Initial load
duke
parents:
diff changeset
229 enum OprBits {
a61af66fc99e Initial load
duke
parents:
diff changeset
230 pointer_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
231 , kind_bits = 3
a61af66fc99e Initial load
duke
parents:
diff changeset
232 , type_bits = 4
a61af66fc99e Initial load
duke
parents:
diff changeset
233 , size_bits = 2
a61af66fc99e Initial load
duke
parents:
diff changeset
234 , destroys_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
235 , virtual_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
236 , is_xmm_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
237 , last_use_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
238 , is_fpu_stack_offset_bits = 1 // used in assertion checking on x86 for FPU stack slot allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
239 , non_data_bits = kind_bits + type_bits + size_bits + destroys_bits + last_use_bits +
a61af66fc99e Initial load
duke
parents:
diff changeset
240 is_fpu_stack_offset_bits + virtual_bits + is_xmm_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
241 , data_bits = BitsPerInt - non_data_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
242 , reg_bits = data_bits / 2 // for two registers in one value encoding
a61af66fc99e Initial load
duke
parents:
diff changeset
243 };
a61af66fc99e Initial load
duke
parents:
diff changeset
244
a61af66fc99e Initial load
duke
parents:
diff changeset
245 enum OprShift {
a61af66fc99e Initial load
duke
parents:
diff changeset
246 kind_shift = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
247 , type_shift = kind_shift + kind_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
248 , size_shift = type_shift + type_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
249 , destroys_shift = size_shift + size_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
250 , last_use_shift = destroys_shift + destroys_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
251 , is_fpu_stack_offset_shift = last_use_shift + last_use_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
252 , virtual_shift = is_fpu_stack_offset_shift + is_fpu_stack_offset_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
253 , is_xmm_shift = virtual_shift + virtual_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
254 , data_shift = is_xmm_shift + is_xmm_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
255 , reg1_shift = data_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
256 , reg2_shift = data_shift + reg_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
257
a61af66fc99e Initial load
duke
parents:
diff changeset
258 };
a61af66fc99e Initial load
duke
parents:
diff changeset
259
a61af66fc99e Initial load
duke
parents:
diff changeset
260 enum OprSize {
a61af66fc99e Initial load
duke
parents:
diff changeset
261 single_size = 0 << size_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
262 , double_size = 1 << size_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
263 };
a61af66fc99e Initial load
duke
parents:
diff changeset
264
a61af66fc99e Initial load
duke
parents:
diff changeset
265 enum OprMask {
a61af66fc99e Initial load
duke
parents:
diff changeset
266 kind_mask = right_n_bits(kind_bits)
a61af66fc99e Initial load
duke
parents:
diff changeset
267 , type_mask = right_n_bits(type_bits) << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
268 , size_mask = right_n_bits(size_bits) << size_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
269 , last_use_mask = right_n_bits(last_use_bits) << last_use_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
270 , is_fpu_stack_offset_mask = right_n_bits(is_fpu_stack_offset_bits) << is_fpu_stack_offset_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
271 , virtual_mask = right_n_bits(virtual_bits) << virtual_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
272 , is_xmm_mask = right_n_bits(is_xmm_bits) << is_xmm_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
273 , pointer_mask = right_n_bits(pointer_bits)
a61af66fc99e Initial load
duke
parents:
diff changeset
274 , lower_reg_mask = right_n_bits(reg_bits)
a61af66fc99e Initial load
duke
parents:
diff changeset
275 , no_type_mask = (int)(~(type_mask | last_use_mask | is_fpu_stack_offset_mask))
a61af66fc99e Initial load
duke
parents:
diff changeset
276 };
a61af66fc99e Initial load
duke
parents:
diff changeset
277
a61af66fc99e Initial load
duke
parents:
diff changeset
278 uintptr_t data() const { return value() >> data_shift; }
a61af66fc99e Initial load
duke
parents:
diff changeset
279 int lo_reg_half() const { return data() & lower_reg_mask; }
a61af66fc99e Initial load
duke
parents:
diff changeset
280 int hi_reg_half() const { return (data() >> reg_bits) & lower_reg_mask; }
a61af66fc99e Initial load
duke
parents:
diff changeset
281 OprKind kind_field() const { return (OprKind)(value() & kind_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
282 OprSize size_field() const { return (OprSize)(value() & size_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
283
a61af66fc99e Initial load
duke
parents:
diff changeset
284 static char type_char(BasicType t);
a61af66fc99e Initial load
duke
parents:
diff changeset
285
a61af66fc99e Initial load
duke
parents:
diff changeset
286 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
287 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
288 vreg_base = ConcreteRegisterImpl::number_of_registers,
a61af66fc99e Initial load
duke
parents:
diff changeset
289 vreg_max = (1 << data_bits) - 1
a61af66fc99e Initial load
duke
parents:
diff changeset
290 };
a61af66fc99e Initial load
duke
parents:
diff changeset
291
a61af66fc99e Initial load
duke
parents:
diff changeset
292 static inline LIR_Opr illegalOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
293
a61af66fc99e Initial load
duke
parents:
diff changeset
294 enum OprType {
a61af66fc99e Initial load
duke
parents:
diff changeset
295 unknown_type = 0 << type_shift // means: not set (catch uninitialized types)
a61af66fc99e Initial load
duke
parents:
diff changeset
296 , int_type = 1 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
297 , long_type = 2 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
298 , object_type = 3 << type_shift
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
299 , address_type = 4 << type_shift
0
a61af66fc99e Initial load
duke
parents:
diff changeset
300 , float_type = 5 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
301 , double_type = 6 << type_shift
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
302 , metadata_type = 7 << type_shift
0
a61af66fc99e Initial load
duke
parents:
diff changeset
303 };
a61af66fc99e Initial load
duke
parents:
diff changeset
304 friend OprType as_OprType(BasicType t);
a61af66fc99e Initial load
duke
parents:
diff changeset
305 friend BasicType as_BasicType(OprType t);
a61af66fc99e Initial load
duke
parents:
diff changeset
306
a61af66fc99e Initial load
duke
parents:
diff changeset
307 OprType type_field_valid() const { assert(is_register() || is_stack(), "should not be called otherwise"); return (OprType)(value() & type_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
308 OprType type_field() const { return is_illegal() ? unknown_type : (OprType)(value() & type_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
309
a61af66fc99e Initial load
duke
parents:
diff changeset
310 static OprSize size_for(BasicType t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
311 switch (t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
312 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
313 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
314 return double_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
315 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
316
a61af66fc99e Initial load
duke
parents:
diff changeset
317 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
318 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
319 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
320 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
321 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
322 case T_INT:
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
323 case T_ADDRESS:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
324 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
325 case T_ARRAY:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
326 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
327 return single_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
328 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
329
a61af66fc99e Initial load
duke
parents:
diff changeset
330 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
331 ShouldNotReachHere();
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
332 return single_size;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
333 }
a61af66fc99e Initial load
duke
parents:
diff changeset
334 }
a61af66fc99e Initial load
duke
parents:
diff changeset
335
a61af66fc99e Initial load
duke
parents:
diff changeset
336
a61af66fc99e Initial load
duke
parents:
diff changeset
337 void validate_type() const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
338
a61af66fc99e Initial load
duke
parents:
diff changeset
339 BasicType type() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
340 if (is_pointer()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
341 return pointer()->type();
a61af66fc99e Initial load
duke
parents:
diff changeset
342 }
a61af66fc99e Initial load
duke
parents:
diff changeset
343 return as_BasicType(type_field());
a61af66fc99e Initial load
duke
parents:
diff changeset
344 }
a61af66fc99e Initial load
duke
parents:
diff changeset
345
a61af66fc99e Initial load
duke
parents:
diff changeset
346
a61af66fc99e Initial load
duke
parents:
diff changeset
347 ValueType* value_type() const { return as_ValueType(type()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
348
a61af66fc99e Initial load
duke
parents:
diff changeset
349 char type_char() const { return type_char((is_pointer()) ? pointer()->type() : type()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
350
a61af66fc99e Initial load
duke
parents:
diff changeset
351 bool is_equal(LIR_Opr opr) const { return this == opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
352 // checks whether types are same
a61af66fc99e Initial load
duke
parents:
diff changeset
353 bool is_same_type(LIR_Opr opr) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
354 assert(type_field() != unknown_type &&
a61af66fc99e Initial load
duke
parents:
diff changeset
355 opr->type_field() != unknown_type, "shouldn't see unknown_type");
a61af66fc99e Initial load
duke
parents:
diff changeset
356 return type_field() == opr->type_field();
a61af66fc99e Initial load
duke
parents:
diff changeset
357 }
a61af66fc99e Initial load
duke
parents:
diff changeset
358 bool is_same_register(LIR_Opr opr) {
a61af66fc99e Initial load
duke
parents:
diff changeset
359 return (is_register() && opr->is_register() &&
a61af66fc99e Initial load
duke
parents:
diff changeset
360 kind_field() == opr->kind_field() &&
a61af66fc99e Initial load
duke
parents:
diff changeset
361 (value() & no_type_mask) == (opr->value() & no_type_mask));
a61af66fc99e Initial load
duke
parents:
diff changeset
362 }
a61af66fc99e Initial load
duke
parents:
diff changeset
363
a61af66fc99e Initial load
duke
parents:
diff changeset
364 bool is_pointer() const { return check_value_mask(pointer_mask, pointer_value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
365 bool is_illegal() const { return kind_field() == illegal_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
366 bool is_valid() const { return kind_field() != illegal_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
367
a61af66fc99e Initial load
duke
parents:
diff changeset
368 bool is_register() const { return is_cpu_register() || is_fpu_register(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
369 bool is_virtual() const { return is_virtual_cpu() || is_virtual_fpu(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
370
a61af66fc99e Initial load
duke
parents:
diff changeset
371 bool is_constant() const { return is_pointer() && pointer()->as_constant() != NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
372 bool is_address() const { return is_pointer() && pointer()->as_address() != NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
373
a61af66fc99e Initial load
duke
parents:
diff changeset
374 bool is_float_kind() const { return is_pointer() ? pointer()->is_float_kind() : (kind_field() == fpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
375 bool is_oop() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
376
a61af66fc99e Initial load
duke
parents:
diff changeset
377 // semantic for fpu- and xmm-registers:
a61af66fc99e Initial load
duke
parents:
diff changeset
378 // * is_float and is_double return true for xmm_registers
a61af66fc99e Initial load
duke
parents:
diff changeset
379 // (so is_single_fpu and is_single_xmm are true)
a61af66fc99e Initial load
duke
parents:
diff changeset
380 // * So you must always check for is_???_xmm prior to is_???_fpu to
a61af66fc99e Initial load
duke
parents:
diff changeset
381 // distinguish between fpu- and xmm-registers
a61af66fc99e Initial load
duke
parents:
diff changeset
382
a61af66fc99e Initial load
duke
parents:
diff changeset
383 bool is_stack() const { validate_type(); return check_value_mask(kind_mask, stack_value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
384 bool is_single_stack() const { validate_type(); return check_value_mask(kind_mask | size_mask, stack_value | single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
385 bool is_double_stack() const { validate_type(); return check_value_mask(kind_mask | size_mask, stack_value | double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
386
a61af66fc99e Initial load
duke
parents:
diff changeset
387 bool is_cpu_register() const { validate_type(); return check_value_mask(kind_mask, cpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
388 bool is_virtual_cpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, cpu_register | virtual_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
389 bool is_fixed_cpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, cpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
390 bool is_single_cpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, cpu_register | single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
391 bool is_double_cpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, cpu_register | double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
392
a61af66fc99e Initial load
duke
parents:
diff changeset
393 bool is_fpu_register() const { validate_type(); return check_value_mask(kind_mask, fpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
394 bool is_virtual_fpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, fpu_register | virtual_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
395 bool is_fixed_fpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, fpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
396 bool is_single_fpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, fpu_register | single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
397 bool is_double_fpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, fpu_register | double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
398
a61af66fc99e Initial load
duke
parents:
diff changeset
399 bool is_xmm_register() const { validate_type(); return check_value_mask(kind_mask | is_xmm_mask, fpu_register | is_xmm_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
400 bool is_single_xmm() const { validate_type(); return check_value_mask(kind_mask | size_mask | is_xmm_mask, fpu_register | single_size | is_xmm_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
401 bool is_double_xmm() const { validate_type(); return check_value_mask(kind_mask | size_mask | is_xmm_mask, fpu_register | double_size | is_xmm_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
402
a61af66fc99e Initial load
duke
parents:
diff changeset
403 // fast accessor functions for special bits that do not work for pointers
a61af66fc99e Initial load
duke
parents:
diff changeset
404 // (in this functions, the check for is_pointer() is omitted)
a61af66fc99e Initial load
duke
parents:
diff changeset
405 bool is_single_word() const { assert(is_register() || is_stack(), "type check"); return check_value_mask(size_mask, single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
406 bool is_double_word() const { assert(is_register() || is_stack(), "type check"); return check_value_mask(size_mask, double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
407 bool is_virtual_register() const { assert(is_register(), "type check"); return check_value_mask(virtual_mask, virtual_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
408 bool is_oop_register() const { assert(is_register() || is_stack(), "type check"); return type_field_valid() == object_type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
409 BasicType type_register() const { assert(is_register() || is_stack(), "type check"); return as_BasicType(type_field_valid()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
410
a61af66fc99e Initial load
duke
parents:
diff changeset
411 bool is_last_use() const { assert(is_register(), "only works for registers"); return (value() & last_use_mask) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
412 bool is_fpu_stack_offset() const { assert(is_register(), "only works for registers"); return (value() & is_fpu_stack_offset_mask) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
413 LIR_Opr make_last_use() { assert(is_register(), "only works for registers"); return (LIR_Opr)(value() | last_use_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
414 LIR_Opr make_fpu_stack_offset() { assert(is_register(), "only works for registers"); return (LIR_Opr)(value() | is_fpu_stack_offset_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
415
a61af66fc99e Initial load
duke
parents:
diff changeset
416
a61af66fc99e Initial load
duke
parents:
diff changeset
417 int single_stack_ix() const { assert(is_single_stack() && !is_virtual(), "type check"); return (int)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
418 int double_stack_ix() const { assert(is_double_stack() && !is_virtual(), "type check"); return (int)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
419 RegNr cpu_regnr() const { assert(is_single_cpu() && !is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
420 RegNr cpu_regnrLo() const { assert(is_double_cpu() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
421 RegNr cpu_regnrHi() const { assert(is_double_cpu() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
422 RegNr fpu_regnr() const { assert(is_single_fpu() && !is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
423 RegNr fpu_regnrLo() const { assert(is_double_fpu() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
424 RegNr fpu_regnrHi() const { assert(is_double_fpu() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
425 RegNr xmm_regnr() const { assert(is_single_xmm() && !is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
426 RegNr xmm_regnrLo() const { assert(is_double_xmm() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
427 RegNr xmm_regnrHi() const { assert(is_double_xmm() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
428 int vreg_number() const { assert(is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
429
a61af66fc99e Initial load
duke
parents:
diff changeset
430 LIR_OprPtr* pointer() const { assert(is_pointer(), "type check"); return (LIR_OprPtr*)this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
431 LIR_Const* as_constant_ptr() const { return pointer()->as_constant(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
432 LIR_Address* as_address_ptr() const { return pointer()->as_address(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
433
a61af66fc99e Initial load
duke
parents:
diff changeset
434 Register as_register() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
435 Register as_register_lo() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
436 Register as_register_hi() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
437
a61af66fc99e Initial load
duke
parents:
diff changeset
438 Register as_pointer_register() {
a61af66fc99e Initial load
duke
parents:
diff changeset
439 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
440 if (is_double_cpu()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
441 assert(as_register_lo() == as_register_hi(), "should be a single register");
a61af66fc99e Initial load
duke
parents:
diff changeset
442 return as_register_lo();
a61af66fc99e Initial load
duke
parents:
diff changeset
443 }
a61af66fc99e Initial load
duke
parents:
diff changeset
444 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
445 return as_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
446 }
a61af66fc99e Initial load
duke
parents:
diff changeset
447
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
448 #ifdef X86
0
a61af66fc99e Initial load
duke
parents:
diff changeset
449 XMMRegister as_xmm_float_reg() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
450 XMMRegister as_xmm_double_reg() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
451 // for compatibility with RInfo
a61af66fc99e Initial load
duke
parents:
diff changeset
452 int fpu () const { return lo_reg_half(); }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
453 #endif // X86
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
454 #if defined(SPARC) || defined(ARM) || defined(PPC)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
455 FloatRegister as_float_reg () const;
a61af66fc99e Initial load
duke
parents:
diff changeset
456 FloatRegister as_double_reg () const;
a61af66fc99e Initial load
duke
parents:
diff changeset
457 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
458
a61af66fc99e Initial load
duke
parents:
diff changeset
459 jint as_jint() const { return as_constant_ptr()->as_jint(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
460 jlong as_jlong() const { return as_constant_ptr()->as_jlong(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
461 jfloat as_jfloat() const { return as_constant_ptr()->as_jfloat(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
462 jdouble as_jdouble() const { return as_constant_ptr()->as_jdouble(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
463 jobject as_jobject() const { return as_constant_ptr()->as_jobject(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
464
a61af66fc99e Initial load
duke
parents:
diff changeset
465 void print() const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
466 void print(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
467 };
a61af66fc99e Initial load
duke
parents:
diff changeset
468
a61af66fc99e Initial load
duke
parents:
diff changeset
469
a61af66fc99e Initial load
duke
parents:
diff changeset
470 inline LIR_OprDesc::OprType as_OprType(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
471 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
472 case T_INT: return LIR_OprDesc::int_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
473 case T_LONG: return LIR_OprDesc::long_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
474 case T_FLOAT: return LIR_OprDesc::float_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
475 case T_DOUBLE: return LIR_OprDesc::double_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
476 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
477 case T_ARRAY: return LIR_OprDesc::object_type;
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
478 case T_ADDRESS: return LIR_OprDesc::address_type;
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
479 case T_METADATA: return LIR_OprDesc::metadata_type;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
480 case T_ILLEGAL: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
481 default: ShouldNotReachHere(); return LIR_OprDesc::unknown_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
482 }
a61af66fc99e Initial load
duke
parents:
diff changeset
483 }
a61af66fc99e Initial load
duke
parents:
diff changeset
484
a61af66fc99e Initial load
duke
parents:
diff changeset
485 inline BasicType as_BasicType(LIR_OprDesc::OprType t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
486 switch (t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
487 case LIR_OprDesc::int_type: return T_INT;
a61af66fc99e Initial load
duke
parents:
diff changeset
488 case LIR_OprDesc::long_type: return T_LONG;
a61af66fc99e Initial load
duke
parents:
diff changeset
489 case LIR_OprDesc::float_type: return T_FLOAT;
a61af66fc99e Initial load
duke
parents:
diff changeset
490 case LIR_OprDesc::double_type: return T_DOUBLE;
a61af66fc99e Initial load
duke
parents:
diff changeset
491 case LIR_OprDesc::object_type: return T_OBJECT;
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
492 case LIR_OprDesc::address_type: return T_ADDRESS;
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
493 case LIR_OprDesc::metadata_type:return T_METADATA;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
494 case LIR_OprDesc::unknown_type: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
495 default: ShouldNotReachHere(); return T_ILLEGAL;
a61af66fc99e Initial load
duke
parents:
diff changeset
496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
497 }
a61af66fc99e Initial load
duke
parents:
diff changeset
498
a61af66fc99e Initial load
duke
parents:
diff changeset
499
a61af66fc99e Initial load
duke
parents:
diff changeset
500 // LIR_Address
a61af66fc99e Initial load
duke
parents:
diff changeset
501 class LIR_Address: public LIR_OprPtr {
a61af66fc99e Initial load
duke
parents:
diff changeset
502 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
503
a61af66fc99e Initial load
duke
parents:
diff changeset
504 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
505 // NOTE: currently these must be the log2 of the scale factor (and
a61af66fc99e Initial load
duke
parents:
diff changeset
506 // must also be equivalent to the ScaleFactor enum in
a61af66fc99e Initial load
duke
parents:
diff changeset
507 // assembler_i486.hpp)
a61af66fc99e Initial load
duke
parents:
diff changeset
508 enum Scale {
a61af66fc99e Initial load
duke
parents:
diff changeset
509 times_1 = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
510 times_2 = 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
511 times_4 = 2,
a61af66fc99e Initial load
duke
parents:
diff changeset
512 times_8 = 3
a61af66fc99e Initial load
duke
parents:
diff changeset
513 };
a61af66fc99e Initial load
duke
parents:
diff changeset
514
a61af66fc99e Initial load
duke
parents:
diff changeset
515 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
516 LIR_Opr _base;
a61af66fc99e Initial load
duke
parents:
diff changeset
517 LIR_Opr _index;
a61af66fc99e Initial load
duke
parents:
diff changeset
518 Scale _scale;
a61af66fc99e Initial load
duke
parents:
diff changeset
519 intx _disp;
a61af66fc99e Initial load
duke
parents:
diff changeset
520 BasicType _type;
a61af66fc99e Initial load
duke
parents:
diff changeset
521
a61af66fc99e Initial load
duke
parents:
diff changeset
522 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
523 LIR_Address(LIR_Opr base, LIR_Opr index, BasicType type):
a61af66fc99e Initial load
duke
parents:
diff changeset
524 _base(base)
a61af66fc99e Initial load
duke
parents:
diff changeset
525 , _index(index)
a61af66fc99e Initial load
duke
parents:
diff changeset
526 , _scale(times_1)
a61af66fc99e Initial load
duke
parents:
diff changeset
527 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
528 , _disp(0) { verify(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
529
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
530 LIR_Address(LIR_Opr base, intx disp, BasicType type):
0
a61af66fc99e Initial load
duke
parents:
diff changeset
531 _base(base)
a61af66fc99e Initial load
duke
parents:
diff changeset
532 , _index(LIR_OprDesc::illegalOpr())
a61af66fc99e Initial load
duke
parents:
diff changeset
533 , _scale(times_1)
a61af66fc99e Initial load
duke
parents:
diff changeset
534 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
535 , _disp(disp) { verify(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
536
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
537 LIR_Address(LIR_Opr base, BasicType type):
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
538 _base(base)
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
539 , _index(LIR_OprDesc::illegalOpr())
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
540 , _scale(times_1)
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
541 , _type(type)
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
542 , _disp(0) { verify(); }
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
543
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
544 #if defined(X86) || defined(ARM)
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
545 LIR_Address(LIR_Opr base, LIR_Opr index, Scale scale, intx disp, BasicType type):
0
a61af66fc99e Initial load
duke
parents:
diff changeset
546 _base(base)
a61af66fc99e Initial load
duke
parents:
diff changeset
547 , _index(index)
a61af66fc99e Initial load
duke
parents:
diff changeset
548 , _scale(scale)
a61af66fc99e Initial load
duke
parents:
diff changeset
549 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
550 , _disp(disp) { verify(); }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
551 #endif // X86 || ARM
0
a61af66fc99e Initial load
duke
parents:
diff changeset
552
a61af66fc99e Initial load
duke
parents:
diff changeset
553 LIR_Opr base() const { return _base; }
a61af66fc99e Initial load
duke
parents:
diff changeset
554 LIR_Opr index() const { return _index; }
a61af66fc99e Initial load
duke
parents:
diff changeset
555 Scale scale() const { return _scale; }
a61af66fc99e Initial load
duke
parents:
diff changeset
556 intx disp() const { return _disp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
557
a61af66fc99e Initial load
duke
parents:
diff changeset
558 bool equals(LIR_Address* other) const { return base() == other->base() && index() == other->index() && disp() == other->disp() && scale() == other->scale(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
559
a61af66fc99e Initial load
duke
parents:
diff changeset
560 virtual LIR_Address* as_address() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
561 virtual BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
562 virtual void print_value_on(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
563
a61af66fc99e Initial load
duke
parents:
diff changeset
564 void verify() const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
565
a61af66fc99e Initial load
duke
parents:
diff changeset
566 static Scale scale(BasicType type);
a61af66fc99e Initial load
duke
parents:
diff changeset
567 };
a61af66fc99e Initial load
duke
parents:
diff changeset
568
a61af66fc99e Initial load
duke
parents:
diff changeset
569
a61af66fc99e Initial load
duke
parents:
diff changeset
570 // operand factory
a61af66fc99e Initial load
duke
parents:
diff changeset
571 class LIR_OprFact: public AllStatic {
a61af66fc99e Initial load
duke
parents:
diff changeset
572 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
573
a61af66fc99e Initial load
duke
parents:
diff changeset
574 static LIR_Opr illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
575
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
576 static LIR_Opr single_cpu(int reg) {
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
577 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
578 LIR_OprDesc::int_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
579 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
580 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
581 }
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
582 static LIR_Opr single_cpu_oop(int reg) {
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
583 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
584 LIR_OprDesc::object_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
585 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
586 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
587 }
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
588 static LIR_Opr single_cpu_address(int reg) {
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
589 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
590 LIR_OprDesc::address_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
591 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
592 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
593 }
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
594 static LIR_Opr single_cpu_metadata(int reg) {
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
595 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
596 LIR_OprDesc::metadata_type |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
597 LIR_OprDesc::cpu_register |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
598 LIR_OprDesc::single_size);
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
599 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
600 static LIR_Opr double_cpu(int reg1, int reg2) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
601 LP64_ONLY(assert(reg1 == reg2, "must be identical"));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
602 return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
603 (reg2 << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
604 LIR_OprDesc::long_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
605 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
606 LIR_OprDesc::double_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
607 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
608
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
609 static LIR_Opr single_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
610 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
611 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
612 LIR_OprDesc::single_size); }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
613 #if defined(ARM)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
614 static LIR_Opr double_fpu(int reg1, int reg2) { return (LIR_Opr)((reg1 << LIR_OprDesc::reg1_shift) | (reg2 << LIR_OprDesc::reg2_shift) | LIR_OprDesc::double_type | LIR_OprDesc::fpu_register | LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
615 static LIR_Opr single_softfp(int reg) { return (LIR_Opr)((reg << LIR_OprDesc::reg1_shift) | LIR_OprDesc::float_type | LIR_OprDesc::cpu_register | LIR_OprDesc::single_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
616 static LIR_Opr double_softfp(int reg1, int reg2) { return (LIR_Opr)((reg1 << LIR_OprDesc::reg1_shift) | (reg2 << LIR_OprDesc::reg2_shift) | LIR_OprDesc::double_type | LIR_OprDesc::cpu_register | LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
617 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
618 #ifdef SPARC
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
619 static LIR_Opr double_fpu(int reg1, int reg2) { return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
620 (reg2 << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
621 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
622 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
623 LIR_OprDesc::double_size); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
624 #endif
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
625 #ifdef X86
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
626 static LIR_Opr double_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
627 (reg << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
628 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
629 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
630 LIR_OprDesc::double_size); }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
631
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
632 static LIR_Opr single_xmm(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
633 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
634 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
635 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
636 LIR_OprDesc::is_xmm_mask); }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
637 static LIR_Opr double_xmm(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
638 (reg << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
639 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
640 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
641 LIR_OprDesc::double_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
642 LIR_OprDesc::is_xmm_mask); }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
643 #endif // X86
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
644 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
645 static LIR_Opr double_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
646 (reg << LIR_OprDesc::reg2_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
647 LIR_OprDesc::double_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
648 LIR_OprDesc::fpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
649 LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
650 static LIR_Opr single_softfp(int reg) { return (LIR_Opr)((reg << LIR_OprDesc::reg1_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
651 LIR_OprDesc::float_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
652 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
653 LIR_OprDesc::single_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
654 static LIR_Opr double_softfp(int reg1, int reg2) { return (LIR_Opr)((reg2 << LIR_OprDesc::reg1_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
655 (reg1 << LIR_OprDesc::reg2_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
656 LIR_OprDesc::double_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
657 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
658 LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
659 #endif // PPC
0
a61af66fc99e Initial load
duke
parents:
diff changeset
660
a61af66fc99e Initial load
duke
parents:
diff changeset
661 static LIR_Opr virtual_register(int index, BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
662 LIR_Opr res;
a61af66fc99e Initial load
duke
parents:
diff changeset
663 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
664 case T_OBJECT: // fall through
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
665 case T_ARRAY:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
666 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
667 LIR_OprDesc::object_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
668 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
669 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
670 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
671 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
672
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
673 case T_METADATA:
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
674 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
675 LIR_OprDesc::metadata_type|
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
676 LIR_OprDesc::cpu_register |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
677 LIR_OprDesc::single_size |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
678 LIR_OprDesc::virtual_mask);
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
679 break;
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
680
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
681 case T_INT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
682 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
683 LIR_OprDesc::int_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
684 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
685 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
686 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
687 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
688
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
689 case T_ADDRESS:
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
690 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
691 LIR_OprDesc::address_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
692 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
693 LIR_OprDesc::single_size |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
694 LIR_OprDesc::virtual_mask);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
695 break;
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
696
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
697 case T_LONG:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
698 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
699 LIR_OprDesc::long_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
700 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
701 LIR_OprDesc::double_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
702 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
703 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
704
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
705 #ifdef __SOFTFP__
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
706 case T_FLOAT:
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
707 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
708 LIR_OprDesc::float_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
709 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
710 LIR_OprDesc::single_size |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
711 LIR_OprDesc::virtual_mask);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
712 break;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
713 case T_DOUBLE:
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
714 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
715 LIR_OprDesc::double_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
716 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
717 LIR_OprDesc::double_size |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
718 LIR_OprDesc::virtual_mask);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
719 break;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
720 #else // __SOFTFP__
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
721 case T_FLOAT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
722 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
723 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
724 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
725 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
726 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
727 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
728
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
729 case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
730 T_DOUBLE: res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
731 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
732 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
733 LIR_OprDesc::double_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
734 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
735 break;
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
736 #endif // __SOFTFP__
0
a61af66fc99e Initial load
duke
parents:
diff changeset
737 default: ShouldNotReachHere(); res = illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
738 }
a61af66fc99e Initial load
duke
parents:
diff changeset
739
a61af66fc99e Initial load
duke
parents:
diff changeset
740 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
741 res->validate_type();
a61af66fc99e Initial load
duke
parents:
diff changeset
742 assert(res->vreg_number() == index, "conversion check");
a61af66fc99e Initial load
duke
parents:
diff changeset
743 assert(index >= LIR_OprDesc::vreg_base, "must start at vreg_base");
a61af66fc99e Initial load
duke
parents:
diff changeset
744 assert(index <= (max_jint >> LIR_OprDesc::data_shift), "index is too big");
a61af66fc99e Initial load
duke
parents:
diff changeset
745
a61af66fc99e Initial load
duke
parents:
diff changeset
746 // old-style calculation; check if old and new method are equal
a61af66fc99e Initial load
duke
parents:
diff changeset
747 LIR_OprDesc::OprType t = as_OprType(type);
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
748 #ifdef __SOFTFP__
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
749 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
750 t |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
751 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
752 LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
753 #else // __SOFTFP__
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
754 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | t |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
755 ((type == T_FLOAT || type == T_DOUBLE) ? LIR_OprDesc::fpu_register : LIR_OprDesc::cpu_register) |
0
a61af66fc99e Initial load
duke
parents:
diff changeset
756 LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
757 assert(res == old_res, "old and new method not equal");
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
758 #endif // __SOFTFP__
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
759 #endif // ASSERT
0
a61af66fc99e Initial load
duke
parents:
diff changeset
760
a61af66fc99e Initial load
duke
parents:
diff changeset
761 return res;
a61af66fc99e Initial load
duke
parents:
diff changeset
762 }
a61af66fc99e Initial load
duke
parents:
diff changeset
763
a61af66fc99e Initial load
duke
parents:
diff changeset
764 // 'index' is computed by FrameMap::local_stack_pos(index); do not use other parameters as
a61af66fc99e Initial load
duke
parents:
diff changeset
765 // the index is platform independent; a double stack useing indeces 2 and 3 has always
a61af66fc99e Initial load
duke
parents:
diff changeset
766 // index 2.
a61af66fc99e Initial load
duke
parents:
diff changeset
767 static LIR_Opr stack(int index, BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
768 LIR_Opr res;
a61af66fc99e Initial load
duke
parents:
diff changeset
769 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
770 case T_OBJECT: // fall through
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
771 case T_ARRAY:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
772 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
773 LIR_OprDesc::object_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
774 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
775 LIR_OprDesc::single_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
776 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
777
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
778 case T_METADATA:
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
779 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
780 LIR_OprDesc::metadata_type |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
781 LIR_OprDesc::stack_value |
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
782 LIR_OprDesc::single_size);
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
783 break;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
784 case T_INT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
785 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
786 LIR_OprDesc::int_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
787 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
788 LIR_OprDesc::single_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
789 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
790
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
791 case T_ADDRESS:
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
792 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
793 LIR_OprDesc::address_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
794 LIR_OprDesc::stack_value |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
795 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
796 break;
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
797
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
798 case T_LONG:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
799 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
800 LIR_OprDesc::long_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
801 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
802 LIR_OprDesc::double_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
803 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
804
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
805 case T_FLOAT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
806 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
807 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
808 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
809 LIR_OprDesc::single_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
810 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
811 case T_DOUBLE:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
812 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
813 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
814 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
815 LIR_OprDesc::double_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
816 break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
817
a61af66fc99e Initial load
duke
parents:
diff changeset
818 default: ShouldNotReachHere(); res = illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
819 }
a61af66fc99e Initial load
duke
parents:
diff changeset
820
a61af66fc99e Initial load
duke
parents:
diff changeset
821 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
822 assert(index >= 0, "index must be positive");
a61af66fc99e Initial load
duke
parents:
diff changeset
823 assert(index <= (max_jint >> LIR_OprDesc::data_shift), "index is too big");
a61af66fc99e Initial load
duke
parents:
diff changeset
824
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
825 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
826 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
827 as_OprType(type) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
828 LIR_OprDesc::size_for(type));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
829 assert(res == old_res, "old and new method not equal");
a61af66fc99e Initial load
duke
parents:
diff changeset
830 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
831
a61af66fc99e Initial load
duke
parents:
diff changeset
832 return res;
a61af66fc99e Initial load
duke
parents:
diff changeset
833 }
a61af66fc99e Initial load
duke
parents:
diff changeset
834
a61af66fc99e Initial load
duke
parents:
diff changeset
835 static LIR_Opr intConst(jint i) { return (LIR_Opr)(new LIR_Const(i)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
836 static LIR_Opr longConst(jlong l) { return (LIR_Opr)(new LIR_Const(l)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
837 static LIR_Opr floatConst(jfloat f) { return (LIR_Opr)(new LIR_Const(f)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
838 static LIR_Opr doubleConst(jdouble d) { return (LIR_Opr)(new LIR_Const(d)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
839 static LIR_Opr oopConst(jobject o) { return (LIR_Opr)(new LIR_Const(o)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
840 static LIR_Opr address(LIR_Address* a) { return (LIR_Opr)a; }
a61af66fc99e Initial load
duke
parents:
diff changeset
841 static LIR_Opr intptrConst(void* p) { return (LIR_Opr)(new LIR_Const(p)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
842 static LIR_Opr intptrConst(intptr_t v) { return (LIR_Opr)(new LIR_Const((void*)v)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
843 static LIR_Opr illegal() { return (LIR_Opr)-1; }
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
844 static LIR_Opr addressConst(jint i) { return (LIR_Opr)(new LIR_Const(i, true)); }
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
845 static LIR_Opr metadataConst(Metadata* m) { return (LIR_Opr)(new LIR_Const(m)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
846
a61af66fc99e Initial load
duke
parents:
diff changeset
847 static LIR_Opr value_type(ValueType* type);
a61af66fc99e Initial load
duke
parents:
diff changeset
848 static LIR_Opr dummy_value_type(ValueType* type);
a61af66fc99e Initial load
duke
parents:
diff changeset
849 };
a61af66fc99e Initial load
duke
parents:
diff changeset
850
a61af66fc99e Initial load
duke
parents:
diff changeset
851
a61af66fc99e Initial load
duke
parents:
diff changeset
852 //-------------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
853 // LIR Instructions
a61af66fc99e Initial load
duke
parents:
diff changeset
854 //-------------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
855 //
a61af66fc99e Initial load
duke
parents:
diff changeset
856 // Note:
a61af66fc99e Initial load
duke
parents:
diff changeset
857 // - every instruction has a result operand
a61af66fc99e Initial load
duke
parents:
diff changeset
858 // - every instruction has an CodeEmitInfo operand (can be revisited later)
a61af66fc99e Initial load
duke
parents:
diff changeset
859 // - every instruction has a LIR_OpCode operand
a61af66fc99e Initial load
duke
parents:
diff changeset
860 // - LIR_OpN, means an instruction that has N input operands
a61af66fc99e Initial load
duke
parents:
diff changeset
861 //
a61af66fc99e Initial load
duke
parents:
diff changeset
862 // class hierarchy:
a61af66fc99e Initial load
duke
parents:
diff changeset
863 //
a61af66fc99e Initial load
duke
parents:
diff changeset
864 class LIR_Op;
a61af66fc99e Initial load
duke
parents:
diff changeset
865 class LIR_Op0;
a61af66fc99e Initial load
duke
parents:
diff changeset
866 class LIR_OpLabel;
a61af66fc99e Initial load
duke
parents:
diff changeset
867 class LIR_Op1;
a61af66fc99e Initial load
duke
parents:
diff changeset
868 class LIR_OpBranch;
a61af66fc99e Initial load
duke
parents:
diff changeset
869 class LIR_OpConvert;
a61af66fc99e Initial load
duke
parents:
diff changeset
870 class LIR_OpAllocObj;
a61af66fc99e Initial load
duke
parents:
diff changeset
871 class LIR_OpRoundFP;
a61af66fc99e Initial load
duke
parents:
diff changeset
872 class LIR_Op2;
a61af66fc99e Initial load
duke
parents:
diff changeset
873 class LIR_OpDelay;
a61af66fc99e Initial load
duke
parents:
diff changeset
874 class LIR_Op3;
a61af66fc99e Initial load
duke
parents:
diff changeset
875 class LIR_OpAllocArray;
a61af66fc99e Initial load
duke
parents:
diff changeset
876 class LIR_OpCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
877 class LIR_OpJavaCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
878 class LIR_OpRTCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
879 class LIR_OpArrayCopy;
a61af66fc99e Initial load
duke
parents:
diff changeset
880 class LIR_OpLock;
a61af66fc99e Initial load
duke
parents:
diff changeset
881 class LIR_OpTypeCheck;
a61af66fc99e Initial load
duke
parents:
diff changeset
882 class LIR_OpCompareAndSwap;
a61af66fc99e Initial load
duke
parents:
diff changeset
883 class LIR_OpProfileCall;
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
884 class LIR_OpAssert;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
885
a61af66fc99e Initial load
duke
parents:
diff changeset
886
a61af66fc99e Initial load
duke
parents:
diff changeset
887 // LIR operation codes
a61af66fc99e Initial load
duke
parents:
diff changeset
888 enum LIR_Code {
a61af66fc99e Initial load
duke
parents:
diff changeset
889 lir_none
a61af66fc99e Initial load
duke
parents:
diff changeset
890 , begin_op0
a61af66fc99e Initial load
duke
parents:
diff changeset
891 , lir_word_align
a61af66fc99e Initial load
duke
parents:
diff changeset
892 , lir_label
a61af66fc99e Initial load
duke
parents:
diff changeset
893 , lir_nop
a61af66fc99e Initial load
duke
parents:
diff changeset
894 , lir_backwardbranch_target
a61af66fc99e Initial load
duke
parents:
diff changeset
895 , lir_std_entry
a61af66fc99e Initial load
duke
parents:
diff changeset
896 , lir_osr_entry
a61af66fc99e Initial load
duke
parents:
diff changeset
897 , lir_build_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
898 , lir_fpop_raw
a61af66fc99e Initial load
duke
parents:
diff changeset
899 , lir_24bit_FPU
a61af66fc99e Initial load
duke
parents:
diff changeset
900 , lir_reset_FPU
a61af66fc99e Initial load
duke
parents:
diff changeset
901 , lir_breakpoint
a61af66fc99e Initial load
duke
parents:
diff changeset
902 , lir_rtcall
a61af66fc99e Initial load
duke
parents:
diff changeset
903 , lir_membar
a61af66fc99e Initial load
duke
parents:
diff changeset
904 , lir_membar_acquire
a61af66fc99e Initial load
duke
parents:
diff changeset
905 , lir_membar_release
4966
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
906 , lir_membar_loadload
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
907 , lir_membar_storestore
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
908 , lir_membar_loadstore
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
909 , lir_membar_storeload
0
a61af66fc99e Initial load
duke
parents:
diff changeset
910 , lir_get_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
911 , end_op0
a61af66fc99e Initial load
duke
parents:
diff changeset
912 , begin_op1
a61af66fc99e Initial load
duke
parents:
diff changeset
913 , lir_fxch
a61af66fc99e Initial load
duke
parents:
diff changeset
914 , lir_fld
a61af66fc99e Initial load
duke
parents:
diff changeset
915 , lir_ffree
a61af66fc99e Initial load
duke
parents:
diff changeset
916 , lir_push
a61af66fc99e Initial load
duke
parents:
diff changeset
917 , lir_pop
a61af66fc99e Initial load
duke
parents:
diff changeset
918 , lir_null_check
a61af66fc99e Initial load
duke
parents:
diff changeset
919 , lir_return
a61af66fc99e Initial load
duke
parents:
diff changeset
920 , lir_leal
a61af66fc99e Initial load
duke
parents:
diff changeset
921 , lir_neg
a61af66fc99e Initial load
duke
parents:
diff changeset
922 , lir_branch
a61af66fc99e Initial load
duke
parents:
diff changeset
923 , lir_cond_float_branch
a61af66fc99e Initial load
duke
parents:
diff changeset
924 , lir_move
a61af66fc99e Initial load
duke
parents:
diff changeset
925 , lir_prefetchr
a61af66fc99e Initial load
duke
parents:
diff changeset
926 , lir_prefetchw
a61af66fc99e Initial load
duke
parents:
diff changeset
927 , lir_convert
a61af66fc99e Initial load
duke
parents:
diff changeset
928 , lir_alloc_object
a61af66fc99e Initial load
duke
parents:
diff changeset
929 , lir_monaddr
a61af66fc99e Initial load
duke
parents:
diff changeset
930 , lir_roundfp
a61af66fc99e Initial load
duke
parents:
diff changeset
931 , lir_safepoint
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
932 , lir_pack64
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
933 , lir_unpack64
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
934 , lir_unwind
0
a61af66fc99e Initial load
duke
parents:
diff changeset
935 , end_op1
a61af66fc99e Initial load
duke
parents:
diff changeset
936 , begin_op2
a61af66fc99e Initial load
duke
parents:
diff changeset
937 , lir_cmp
a61af66fc99e Initial load
duke
parents:
diff changeset
938 , lir_cmp_l2i
a61af66fc99e Initial load
duke
parents:
diff changeset
939 , lir_ucmp_fd2i
a61af66fc99e Initial load
duke
parents:
diff changeset
940 , lir_cmp_fd2i
a61af66fc99e Initial load
duke
parents:
diff changeset
941 , lir_cmove
a61af66fc99e Initial load
duke
parents:
diff changeset
942 , lir_add
a61af66fc99e Initial load
duke
parents:
diff changeset
943 , lir_sub
a61af66fc99e Initial load
duke
parents:
diff changeset
944 , lir_mul
a61af66fc99e Initial load
duke
parents:
diff changeset
945 , lir_mul_strictfp
a61af66fc99e Initial load
duke
parents:
diff changeset
946 , lir_div
a61af66fc99e Initial load
duke
parents:
diff changeset
947 , lir_div_strictfp
a61af66fc99e Initial load
duke
parents:
diff changeset
948 , lir_rem
a61af66fc99e Initial load
duke
parents:
diff changeset
949 , lir_sqrt
a61af66fc99e Initial load
duke
parents:
diff changeset
950 , lir_abs
a61af66fc99e Initial load
duke
parents:
diff changeset
951 , lir_sin
a61af66fc99e Initial load
duke
parents:
diff changeset
952 , lir_cos
a61af66fc99e Initial load
duke
parents:
diff changeset
953 , lir_tan
a61af66fc99e Initial load
duke
parents:
diff changeset
954 , lir_log
a61af66fc99e Initial load
duke
parents:
diff changeset
955 , lir_log10
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
956 , lir_exp
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
957 , lir_pow
0
a61af66fc99e Initial load
duke
parents:
diff changeset
958 , lir_logic_and
a61af66fc99e Initial load
duke
parents:
diff changeset
959 , lir_logic_or
a61af66fc99e Initial load
duke
parents:
diff changeset
960 , lir_logic_xor
a61af66fc99e Initial load
duke
parents:
diff changeset
961 , lir_shl
a61af66fc99e Initial load
duke
parents:
diff changeset
962 , lir_shr
a61af66fc99e Initial load
duke
parents:
diff changeset
963 , lir_ushr
a61af66fc99e Initial load
duke
parents:
diff changeset
964 , lir_alloc_array
a61af66fc99e Initial load
duke
parents:
diff changeset
965 , lir_throw
a61af66fc99e Initial load
duke
parents:
diff changeset
966 , lir_compare_to
6795
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
967 , lir_xadd
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
968 , lir_xchg
0
a61af66fc99e Initial load
duke
parents:
diff changeset
969 , end_op2
a61af66fc99e Initial load
duke
parents:
diff changeset
970 , begin_op3
a61af66fc99e Initial load
duke
parents:
diff changeset
971 , lir_idiv
a61af66fc99e Initial load
duke
parents:
diff changeset
972 , lir_irem
a61af66fc99e Initial load
duke
parents:
diff changeset
973 , end_op3
a61af66fc99e Initial load
duke
parents:
diff changeset
974 , begin_opJavaCall
a61af66fc99e Initial load
duke
parents:
diff changeset
975 , lir_static_call
a61af66fc99e Initial load
duke
parents:
diff changeset
976 , lir_optvirtual_call
a61af66fc99e Initial load
duke
parents:
diff changeset
977 , lir_icvirtual_call
a61af66fc99e Initial load
duke
parents:
diff changeset
978 , lir_virtual_call
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
979 , lir_dynamic_call
0
a61af66fc99e Initial load
duke
parents:
diff changeset
980 , end_opJavaCall
a61af66fc99e Initial load
duke
parents:
diff changeset
981 , begin_opArrayCopy
a61af66fc99e Initial load
duke
parents:
diff changeset
982 , lir_arraycopy
a61af66fc99e Initial load
duke
parents:
diff changeset
983 , end_opArrayCopy
a61af66fc99e Initial load
duke
parents:
diff changeset
984 , begin_opLock
a61af66fc99e Initial load
duke
parents:
diff changeset
985 , lir_lock
a61af66fc99e Initial load
duke
parents:
diff changeset
986 , lir_unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
987 , end_opLock
a61af66fc99e Initial load
duke
parents:
diff changeset
988 , begin_delay_slot
a61af66fc99e Initial load
duke
parents:
diff changeset
989 , lir_delay_slot
a61af66fc99e Initial load
duke
parents:
diff changeset
990 , end_delay_slot
a61af66fc99e Initial load
duke
parents:
diff changeset
991 , begin_opTypeCheck
a61af66fc99e Initial load
duke
parents:
diff changeset
992 , lir_instanceof
a61af66fc99e Initial load
duke
parents:
diff changeset
993 , lir_checkcast
a61af66fc99e Initial load
duke
parents:
diff changeset
994 , lir_store_check
a61af66fc99e Initial load
duke
parents:
diff changeset
995 , end_opTypeCheck
a61af66fc99e Initial load
duke
parents:
diff changeset
996 , begin_opCompareAndSwap
a61af66fc99e Initial load
duke
parents:
diff changeset
997 , lir_cas_long
a61af66fc99e Initial load
duke
parents:
diff changeset
998 , lir_cas_obj
a61af66fc99e Initial load
duke
parents:
diff changeset
999 , lir_cas_int
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 , end_opCompareAndSwap
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 , begin_opMDOProfile
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 , lir_profile_call
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 , end_opMDOProfile
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1004 , begin_opAssert
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1005 , lir_assert
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1006 , end_opAssert
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1008
a61af66fc99e Initial load
duke
parents:
diff changeset
1009
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 enum LIR_Condition {
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 lir_cond_equal
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 , lir_cond_notEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 , lir_cond_less
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 , lir_cond_lessEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 , lir_cond_greaterEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 , lir_cond_greater
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 , lir_cond_belowEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 , lir_cond_aboveEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 , lir_cond_always
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 , lir_cond_unknown = -1
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1022
a61af66fc99e Initial load
duke
parents:
diff changeset
1023
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 enum LIR_PatchCode {
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 lir_patch_none,
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 lir_patch_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
1027 lir_patch_high,
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 lir_patch_normal
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1030
a61af66fc99e Initial load
duke
parents:
diff changeset
1031
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 enum LIR_MoveKind {
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 lir_move_normal,
a61af66fc99e Initial load
duke
parents:
diff changeset
1034 lir_move_volatile,
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 lir_move_unaligned,
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1036 lir_move_wide,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1037 lir_move_max_flag
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1039
a61af66fc99e Initial load
duke
parents:
diff changeset
1040
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 // LIR_Op
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 class LIR_Op: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1046
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 const char * _file;
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 int _line;
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1052
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 LIR_Opr _result;
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 unsigned short _code;
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 unsigned short _flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 CodeEmitInfo* _info;
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 int _id; // value id for register allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 int _fpu_pop_count;
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 Instruction* _source; // for debugging
a61af66fc99e Initial load
duke
parents:
diff changeset
1061
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 static void print_condition(outputStream* out, LIR_Condition cond) PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1063
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 static bool is_in_range(LIR_Code test, LIR_Code start, LIR_Code end) { return start < test && test < end; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1066
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 LIR_Op()
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 : _result(LIR_OprFact::illegalOpr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 , _code(lir_none)
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 , _flags(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 , _info(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 , _file(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 , _line(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 , _fpu_pop_count(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 , _source(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 , _id(-1) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1080
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 LIR_Op(LIR_Code code, LIR_Opr result, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 : _result(result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 , _code(code)
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 , _flags(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 , _info(info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 , _file(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 , _line(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 , _fpu_pop_count(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 , _source(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 , _id(-1) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1093
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 CodeEmitInfo* info() const { return _info; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 LIR_Code code() const { return (LIR_Code)_code; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 LIR_Opr result_opr() const { return _result; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 void set_result_opr(LIR_Opr opr) { _result = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1098
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 void set_file_and_line(const char * file, int line) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1101 _file = file;
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 _line = line;
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1105
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 virtual const char * name() const PRODUCT_RETURN0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1107
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 int id() const { return _id; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 void set_id(int id) { _id = id; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1110
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 // FPU stack simulation helpers -- only used on Intel
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 void set_fpu_pop_count(int count) { assert(count >= 0 && count <= 1, "currently only 0 and 1 are valid"); _fpu_pop_count = count; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 int fpu_pop_count() const { return _fpu_pop_count; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 bool pop_fpu_stack() { return _fpu_pop_count > 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1115
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 Instruction* source() const { return _source; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1117 void set_source(Instruction* ins) { _source = ins; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1118
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 virtual void emit_code(LIR_Assembler* masm) = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 virtual void print_instr(outputStream* out) const = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 virtual void print_on(outputStream* st) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1122
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 virtual LIR_OpCall* as_OpCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 virtual LIR_OpJavaCall* as_OpJavaCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 virtual LIR_OpLabel* as_OpLabel() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 virtual LIR_OpDelay* as_OpDelay() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 virtual LIR_OpLock* as_OpLock() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 virtual LIR_OpAllocArray* as_OpAllocArray() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1129 virtual LIR_OpAllocObj* as_OpAllocObj() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 virtual LIR_OpRoundFP* as_OpRoundFP() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 virtual LIR_OpBranch* as_OpBranch() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 virtual LIR_OpRTCall* as_OpRTCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 virtual LIR_OpConvert* as_OpConvert() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 virtual LIR_Op0* as_Op0() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 virtual LIR_Op1* as_Op1() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 virtual LIR_Op2* as_Op2() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 virtual LIR_Op3* as_Op3() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 virtual LIR_OpArrayCopy* as_OpArrayCopy() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 virtual LIR_OpTypeCheck* as_OpTypeCheck() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 virtual LIR_OpCompareAndSwap* as_OpCompareAndSwap() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 virtual LIR_OpProfileCall* as_OpProfileCall() { return NULL; }
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1142 virtual LIR_OpAssert* as_OpAssert() { return NULL; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1143
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 virtual void verify() const {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1146
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 // for calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 class LIR_OpCall: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1150
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 address _addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1153 LIR_OprList* _arguments;
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 LIR_OpCall(LIR_Code code, address addr, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 LIR_OprList* arguments, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 , _arguments(arguments)
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 , _addr(addr) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1160
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 address addr() const { return _addr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 const LIR_OprList* arguments() const { return _arguments; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1164 virtual LIR_OpCall* as_OpCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1166
a61af66fc99e Initial load
duke
parents:
diff changeset
1167
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 // LIR_OpJavaCall
a61af66fc99e Initial load
duke
parents:
diff changeset
1170 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 class LIR_OpJavaCall: public LIR_OpCall {
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1173
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 private:
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1175 ciMethod* _method;
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1176 LIR_Opr _receiver;
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1177 LIR_Opr _method_handle_invoke_SP_save_opr; // Used in LIR_OpVisitState::visit to store the reference to FrameMap::method_handle_invoke_SP_save_opr.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1178
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 LIR_OpJavaCall(LIR_Code code, ciMethod* method,
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 address addr, LIR_OprList* arguments,
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 : LIR_OpCall(code, addr, result, arguments, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 , _receiver(receiver)
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1186 , _method(method)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1187 , _method_handle_invoke_SP_save_opr(LIR_OprFact::illegalOpr)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1188 { assert(is_in_range(code, begin_opJavaCall, end_opJavaCall), "code check"); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1189
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 LIR_OpJavaCall(LIR_Code code, ciMethod* method,
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 LIR_Opr receiver, LIR_Opr result, intptr_t vtable_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 LIR_OprList* arguments, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 : LIR_OpCall(code, (address)vtable_offset, result, arguments, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 , _receiver(receiver)
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1195 , _method(method)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1196 , _method_handle_invoke_SP_save_opr(LIR_OprFact::illegalOpr)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1197 { assert(is_in_range(code, begin_opJavaCall, end_opJavaCall), "code check"); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1198
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 LIR_Opr receiver() const { return _receiver; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 ciMethod* method() const { return _method; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1201
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1202 // JSR 292 support.
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1203 bool is_invokedynamic() const { return code() == lir_dynamic_call; }
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1204 bool is_method_handle_invoke() const {
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1205 return
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1206 is_invokedynamic() // An invokedynamic is always a MethodHandle call site.
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1207 ||
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1208 method()->is_compiled_lambda_form() // Java-generated adapter
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1209 ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1210 method()->is_method_handle_intrinsic(); // JVM-generated MH intrinsic
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1211 }
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1212
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 intptr_t vtable_offset() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
1214 assert(_code == lir_virtual_call, "only have vtable for real vcall");
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 return (intptr_t) addr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1217
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 virtual LIR_OpJavaCall* as_OpJavaCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1222
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 // LIR_OpLabel
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1226 // Location where a branch can continue
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 class LIR_OpLabel: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1229
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 Label* _label;
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 LIR_OpLabel(Label* lbl)
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 : LIR_Op(lir_label, LIR_OprFact::illegalOpr, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 , _label(lbl) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 Label* label() const { return _label; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1237
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 virtual LIR_OpLabel* as_OpLabel() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1242
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 // LIR_OpArrayCopy
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 class LIR_OpArrayCopy: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1246
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 ArrayCopyStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 LIR_Opr _src;
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 LIR_Opr _src_pos;
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 LIR_Opr _dst;
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 LIR_Opr _dst_pos;
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 LIR_Opr _length;
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 LIR_Opr _tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 ciArrayKlass* _expected_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 int _flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
1257
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1259 enum Flags {
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 src_null_check = 1 << 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 dst_null_check = 1 << 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 src_pos_positive_check = 1 << 2,
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 dst_pos_positive_check = 1 << 3,
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 length_positive_check = 1 << 4,
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 src_range_check = 1 << 5,
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 dst_range_check = 1 << 6,
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 type_check = 1 << 7,
2446
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1268 overlapping = 1 << 8,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1269 unaligned = 1 << 9,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1270 src_objarray = 1 << 10,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1271 dst_objarray = 1 << 11,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1272 all_flags = (1 << 12) - 1
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1273 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1274
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 LIR_OpArrayCopy(LIR_Opr src, LIR_Opr src_pos, LIR_Opr dst, LIR_Opr dst_pos, LIR_Opr length, LIR_Opr tmp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 ciArrayKlass* expected_type, int flags, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1277
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 LIR_Opr src() const { return _src; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 LIR_Opr src_pos() const { return _src_pos; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 LIR_Opr dst() const { return _dst; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 LIR_Opr dst_pos() const { return _dst_pos; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 LIR_Opr length() const { return _length; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 LIR_Opr tmp() const { return _tmp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 int flags() const { return _flags; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 ciArrayKlass* expected_type() const { return _expected_type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 ArrayCopyStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1287
a61af66fc99e Initial load
duke
parents:
diff changeset
1288 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 virtual LIR_OpArrayCopy* as_OpArrayCopy() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1292
a61af66fc99e Initial load
duke
parents:
diff changeset
1293
a61af66fc99e Initial load
duke
parents:
diff changeset
1294 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1295 // LIR_Op0
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1297 class LIR_Op0: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1299
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1301 LIR_Op0(LIR_Code code)
a61af66fc99e Initial load
duke
parents:
diff changeset
1302 : LIR_Op(code, LIR_OprFact::illegalOpr, NULL) { assert(is_in_range(code, begin_op0, end_op0), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1303 LIR_Op0(LIR_Code code, LIR_Opr result, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1304 : LIR_Op(code, result, info) { assert(is_in_range(code, begin_op0, end_op0), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1305
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1307 virtual LIR_Op0* as_Op0() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1308 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1309 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1310
a61af66fc99e Initial load
duke
parents:
diff changeset
1311
a61af66fc99e Initial load
duke
parents:
diff changeset
1312 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1313 // LIR_Op1
a61af66fc99e Initial load
duke
parents:
diff changeset
1314 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1315
a61af66fc99e Initial load
duke
parents:
diff changeset
1316 class LIR_Op1: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1317 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1318
a61af66fc99e Initial load
duke
parents:
diff changeset
1319 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1320 LIR_Opr _opr; // input operand
a61af66fc99e Initial load
duke
parents:
diff changeset
1321 BasicType _type; // Operand types
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 LIR_PatchCode _patch; // only required with patchin (NEEDS_CLEANUP: do we want a special instruction for patching?)
a61af66fc99e Initial load
duke
parents:
diff changeset
1323
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 static void print_patch_code(outputStream* out, LIR_PatchCode code);
a61af66fc99e Initial load
duke
parents:
diff changeset
1325
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 void set_kind(LIR_MoveKind kind) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 assert(code() == lir_move, "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
1328 _flags = kind;
a61af66fc99e Initial load
duke
parents:
diff changeset
1329 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1330
a61af66fc99e Initial load
duke
parents:
diff changeset
1331 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1332 LIR_Op1(LIR_Code code, LIR_Opr opr, LIR_Opr result = LIR_OprFact::illegalOpr, BasicType type = T_ILLEGAL, LIR_PatchCode patch = lir_patch_none, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 , _opr(opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 , _patch(patch)
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 , _type(type) { assert(is_in_range(code, begin_op1, end_op1), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1337
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 LIR_Op1(LIR_Code code, LIR_Opr opr, LIR_Opr result, BasicType type, LIR_PatchCode patch, CodeEmitInfo* info, LIR_MoveKind kind)
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 , _opr(opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 , _patch(patch)
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 , _type(type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1343 assert(code == lir_move, "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
1344 set_kind(kind);
a61af66fc99e Initial load
duke
parents:
diff changeset
1345 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1346
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 LIR_Op1(LIR_Code code, LIR_Opr opr, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 : LIR_Op(code, LIR_OprFact::illegalOpr, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 , _opr(opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1350 , _patch(lir_patch_none)
a61af66fc99e Initial load
duke
parents:
diff changeset
1351 , _type(T_ILLEGAL) { assert(is_in_range(code, begin_op1, end_op1), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1352
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 LIR_Opr in_opr() const { return _opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 LIR_PatchCode patch_code() const { return _patch; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1355 BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1356
a61af66fc99e Initial load
duke
parents:
diff changeset
1357 LIR_MoveKind move_kind() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
1358 assert(code() == lir_move, "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
1359 return (LIR_MoveKind)_flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
1360 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1361
a61af66fc99e Initial load
duke
parents:
diff changeset
1362 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1363 virtual LIR_Op1* as_Op1() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1364 virtual const char * name() const PRODUCT_RETURN0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1365
a61af66fc99e Initial load
duke
parents:
diff changeset
1366 void set_in_opr(LIR_Opr opr) { _opr = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1367
a61af66fc99e Initial load
duke
parents:
diff changeset
1368 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1369 virtual void verify() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
1370 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1371
a61af66fc99e Initial load
duke
parents:
diff changeset
1372
a61af66fc99e Initial load
duke
parents:
diff changeset
1373 // for runtime calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1374 class LIR_OpRTCall: public LIR_OpCall {
a61af66fc99e Initial load
duke
parents:
diff changeset
1375 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1376
a61af66fc99e Initial load
duke
parents:
diff changeset
1377 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1378 LIR_Opr _tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
1379 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1380 LIR_OpRTCall(address addr, LIR_Opr tmp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1381 LIR_Opr result, LIR_OprList* arguments, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1382 : LIR_OpCall(lir_rtcall, addr, result, arguments, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1383 , _tmp(tmp) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1384
a61af66fc99e Initial load
duke
parents:
diff changeset
1385 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1386 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1387 virtual LIR_OpRTCall* as_OpRTCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1388
a61af66fc99e Initial load
duke
parents:
diff changeset
1389 LIR_Opr tmp() const { return _tmp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1390
a61af66fc99e Initial load
duke
parents:
diff changeset
1391 virtual void verify() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
1392 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1393
a61af66fc99e Initial load
duke
parents:
diff changeset
1394
a61af66fc99e Initial load
duke
parents:
diff changeset
1395 class LIR_OpBranch: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1396 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1397
a61af66fc99e Initial load
duke
parents:
diff changeset
1398 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1399 LIR_Condition _cond;
a61af66fc99e Initial load
duke
parents:
diff changeset
1400 BasicType _type;
a61af66fc99e Initial load
duke
parents:
diff changeset
1401 Label* _label;
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 BlockBegin* _block; // if this is a branch to a block, this is the block
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 BlockBegin* _ublock; // if this is a float-branch, this is the unorderd block
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 CodeStub* _stub; // if this is a branch to a stub, this is the stub
a61af66fc99e Initial load
duke
parents:
diff changeset
1405
a61af66fc99e Initial load
duke
parents:
diff changeset
1406 public:
4816
9164b8236699 7131028: Switch statement takes wrong path
iveresov
parents: 3957
diff changeset
1407 LIR_OpBranch(LIR_Condition cond, BasicType type, Label* lbl)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1408 : LIR_Op(lir_branch, LIR_OprFact::illegalOpr, (CodeEmitInfo*) NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1409 , _cond(cond)
4816
9164b8236699 7131028: Switch statement takes wrong path
iveresov
parents: 3957
diff changeset
1410 , _type(type)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1411 , _label(lbl)
a61af66fc99e Initial load
duke
parents:
diff changeset
1412 , _block(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1413 , _ublock(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1414 , _stub(NULL) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1415
a61af66fc99e Initial load
duke
parents:
diff changeset
1416 LIR_OpBranch(LIR_Condition cond, BasicType type, BlockBegin* block);
a61af66fc99e Initial load
duke
parents:
diff changeset
1417 LIR_OpBranch(LIR_Condition cond, BasicType type, CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
1418
a61af66fc99e Initial load
duke
parents:
diff changeset
1419 // for unordered comparisons
a61af66fc99e Initial load
duke
parents:
diff changeset
1420 LIR_OpBranch(LIR_Condition cond, BasicType type, BlockBegin* block, BlockBegin* ublock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1421
a61af66fc99e Initial load
duke
parents:
diff changeset
1422 LIR_Condition cond() const { return _cond; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1423 BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1424 Label* label() const { return _label; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1425 BlockBegin* block() const { return _block; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1426 BlockBegin* ublock() const { return _ublock; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1427 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1428
a61af66fc99e Initial load
duke
parents:
diff changeset
1429 void change_block(BlockBegin* b);
a61af66fc99e Initial load
duke
parents:
diff changeset
1430 void change_ublock(BlockBegin* b);
a61af66fc99e Initial load
duke
parents:
diff changeset
1431 void negate_cond();
a61af66fc99e Initial load
duke
parents:
diff changeset
1432
a61af66fc99e Initial load
duke
parents:
diff changeset
1433 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1434 virtual LIR_OpBranch* as_OpBranch() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1435 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1436 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1437
a61af66fc99e Initial load
duke
parents:
diff changeset
1438
a61af66fc99e Initial load
duke
parents:
diff changeset
1439 class ConversionStub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1440
a61af66fc99e Initial load
duke
parents:
diff changeset
1441 class LIR_OpConvert: public LIR_Op1 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1442 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1443
a61af66fc99e Initial load
duke
parents:
diff changeset
1444 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1445 Bytecodes::Code _bytecode;
a61af66fc99e Initial load
duke
parents:
diff changeset
1446 ConversionStub* _stub;
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1447 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1448 LIR_Opr _tmp1;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1449 LIR_Opr _tmp2;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1450 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1451
a61af66fc99e Initial load
duke
parents:
diff changeset
1452 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1453 LIR_OpConvert(Bytecodes::Code code, LIR_Opr opr, LIR_Opr result, ConversionStub* stub)
a61af66fc99e Initial load
duke
parents:
diff changeset
1454 : LIR_Op1(lir_convert, opr, result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1455 , _stub(stub)
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1456 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1457 , _tmp1(LIR_OprDesc::illegalOpr())
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1458 , _tmp2(LIR_OprDesc::illegalOpr())
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1459 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 , _bytecode(code) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1461
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1462 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1463 LIR_OpConvert(Bytecodes::Code code, LIR_Opr opr, LIR_Opr result, ConversionStub* stub
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1464 ,LIR_Opr tmp1, LIR_Opr tmp2)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1465 : LIR_Op1(lir_convert, opr, result)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1466 , _stub(stub)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1467 , _tmp1(tmp1)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1468 , _tmp2(tmp2)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1469 , _bytecode(code) {}
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1470 #endif
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1471
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1472 Bytecodes::Code bytecode() const { return _bytecode; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 ConversionStub* stub() const { return _stub; }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1474 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1475 LIR_Opr tmp1() const { return _tmp1; }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1476 LIR_Opr tmp2() const { return _tmp2; }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1477 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1478
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 virtual LIR_OpConvert* as_OpConvert() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1482
a61af66fc99e Initial load
duke
parents:
diff changeset
1483 static void print_bytecode(outputStream* out, Bytecodes::Code code) PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1484 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1485
a61af66fc99e Initial load
duke
parents:
diff changeset
1486
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 // LIR_OpAllocObj
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 class LIR_OpAllocObj : public LIR_Op1 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1489 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1490
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1493 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 LIR_Opr _tmp3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 LIR_Opr _tmp4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1496 int _hdr_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1497 int _obj_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1498 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1499 bool _init_check;
a61af66fc99e Initial load
duke
parents:
diff changeset
1500
a61af66fc99e Initial load
duke
parents:
diff changeset
1501 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1502 LIR_OpAllocObj(LIR_Opr klass, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1503 LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4,
a61af66fc99e Initial load
duke
parents:
diff changeset
1504 int hdr_size, int obj_size, bool init_check, CodeStub* stub)
a61af66fc99e Initial load
duke
parents:
diff changeset
1505 : LIR_Op1(lir_alloc_object, klass, result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1506 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1507 , _tmp2(t2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1508 , _tmp3(t3)
a61af66fc99e Initial load
duke
parents:
diff changeset
1509 , _tmp4(t4)
a61af66fc99e Initial load
duke
parents:
diff changeset
1510 , _hdr_size(hdr_size)
a61af66fc99e Initial load
duke
parents:
diff changeset
1511 , _obj_size(obj_size)
a61af66fc99e Initial load
duke
parents:
diff changeset
1512 , _init_check(init_check)
a61af66fc99e Initial load
duke
parents:
diff changeset
1513 , _stub(stub) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1514
a61af66fc99e Initial load
duke
parents:
diff changeset
1515 LIR_Opr klass() const { return in_opr(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1516 LIR_Opr obj() const { return result_opr(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1517 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1518 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1519 LIR_Opr tmp3() const { return _tmp3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1520 LIR_Opr tmp4() const { return _tmp4; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1521 int header_size() const { return _hdr_size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1522 int object_size() const { return _obj_size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1523 bool init_check() const { return _init_check; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1524 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1525
a61af66fc99e Initial load
duke
parents:
diff changeset
1526 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1527 virtual LIR_OpAllocObj * as_OpAllocObj () { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1528 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1529 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1530
a61af66fc99e Initial load
duke
parents:
diff changeset
1531
a61af66fc99e Initial load
duke
parents:
diff changeset
1532 // LIR_OpRoundFP
a61af66fc99e Initial load
duke
parents:
diff changeset
1533 class LIR_OpRoundFP : public LIR_Op1 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1534 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1535
a61af66fc99e Initial load
duke
parents:
diff changeset
1536 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1537 LIR_Opr _tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
1538
a61af66fc99e Initial load
duke
parents:
diff changeset
1539 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1540 LIR_OpRoundFP(LIR_Opr reg, LIR_Opr stack_loc_temp, LIR_Opr result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1541 : LIR_Op1(lir_roundfp, reg, result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1542 , _tmp(stack_loc_temp) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1543
a61af66fc99e Initial load
duke
parents:
diff changeset
1544 LIR_Opr tmp() const { return _tmp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1545 virtual LIR_OpRoundFP* as_OpRoundFP() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1546 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1547 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1548
a61af66fc99e Initial load
duke
parents:
diff changeset
1549 // LIR_OpTypeCheck
a61af66fc99e Initial load
duke
parents:
diff changeset
1550 class LIR_OpTypeCheck: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1551 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1552
a61af66fc99e Initial load
duke
parents:
diff changeset
1553 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1554 LIR_Opr _object;
a61af66fc99e Initial load
duke
parents:
diff changeset
1555 LIR_Opr _array;
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 ciKlass* _klass;
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 LIR_Opr _tmp3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1560 bool _fast_check;
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 CodeEmitInfo* _info_for_patch;
a61af66fc99e Initial load
duke
parents:
diff changeset
1562 CodeEmitInfo* _info_for_exception;
a61af66fc99e Initial load
duke
parents:
diff changeset
1563 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1564 ciMethod* _profiled_method;
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 int _profiled_bci;
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1566 bool _should_profile;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1567
a61af66fc99e Initial load
duke
parents:
diff changeset
1568 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1569 LIR_OpTypeCheck(LIR_Code code, LIR_Opr result, LIR_Opr object, ciKlass* klass,
a61af66fc99e Initial load
duke
parents:
diff changeset
1570 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check,
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1571 CodeEmitInfo* info_for_exception, CodeEmitInfo* info_for_patch, CodeStub* stub);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 LIR_OpTypeCheck(LIR_Code code, LIR_Opr object, LIR_Opr array,
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1573 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, CodeEmitInfo* info_for_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1574
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 LIR_Opr object() const { return _object; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 LIR_Opr array() const { assert(code() == lir_store_check, "not valid"); return _array; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1577 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1578 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1579 LIR_Opr tmp3() const { return _tmp3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1580 ciKlass* klass() const { assert(code() == lir_instanceof || code() == lir_checkcast, "not valid"); return _klass; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 bool fast_check() const { assert(code() == lir_instanceof || code() == lir_checkcast, "not valid"); return _fast_check; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1582 CodeEmitInfo* info_for_patch() const { return _info_for_patch; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 CodeEmitInfo* info_for_exception() const { return _info_for_exception; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1584 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1585
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1586 // MethodData* profiling
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1587 void set_profiled_method(ciMethod *method) { _profiled_method = method; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1588 void set_profiled_bci(int bci) { _profiled_bci = bci; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1589 void set_should_profile(bool b) { _should_profile = b; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1590 ciMethod* profiled_method() const { return _profiled_method; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1591 int profiled_bci() const { return _profiled_bci; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1592 bool should_profile() const { return _should_profile; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1593
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1595 virtual LIR_OpTypeCheck* as_OpTypeCheck() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1596 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1597 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1598
a61af66fc99e Initial load
duke
parents:
diff changeset
1599 // LIR_Op2
a61af66fc99e Initial load
duke
parents:
diff changeset
1600 class LIR_Op2: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1601 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1602
a61af66fc99e Initial load
duke
parents:
diff changeset
1603 int _fpu_stack_size; // for sin/cos implementation on Intel
a61af66fc99e Initial load
duke
parents:
diff changeset
1604
a61af66fc99e Initial load
duke
parents:
diff changeset
1605 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1606 LIR_Opr _opr1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1607 LIR_Opr _opr2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 BasicType _type;
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1609 LIR_Opr _tmp1;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1610 LIR_Opr _tmp2;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1611 LIR_Opr _tmp3;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1612 LIR_Opr _tmp4;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1613 LIR_Opr _tmp5;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 LIR_Condition _condition;
a61af66fc99e Initial load
duke
parents:
diff changeset
1615
a61af66fc99e Initial load
duke
parents:
diff changeset
1616 void verify() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
1617
a61af66fc99e Initial load
duke
parents:
diff changeset
1618 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1619 LIR_Op2(LIR_Code code, LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1620 : LIR_Op(code, LIR_OprFact::illegalOpr, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1623 , _type(T_ILLEGAL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1624 , _condition(condition)
a61af66fc99e Initial load
duke
parents:
diff changeset
1625 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1626 , _tmp1(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1627 , _tmp2(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1628 , _tmp3(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1629 , _tmp4(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1630 , _tmp5(LIR_OprFact::illegalOpr) {
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1631 assert(code == lir_cmp || code == lir_assert, "code check");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1632 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1633
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
1634 LIR_Op2(LIR_Code code, LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1635 : LIR_Op(code, result, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1636 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1637 , _opr2(opr2)
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
1638 , _type(type)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1639 , _condition(condition)
a61af66fc99e Initial load
duke
parents:
diff changeset
1640 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1641 , _tmp1(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1642 , _tmp2(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1643 , _tmp3(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1644 , _tmp4(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1645 , _tmp5(LIR_OprFact::illegalOpr) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1646 assert(code == lir_cmove, "code check");
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
1647 assert(type != T_ILLEGAL, "cmove should have type");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1648 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1649
a61af66fc99e Initial load
duke
parents:
diff changeset
1650 LIR_Op2(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result = LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1651 CodeEmitInfo* info = NULL, BasicType type = T_ILLEGAL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1652 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1653 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1654 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1655 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
1656 , _condition(lir_cond_unknown)
a61af66fc99e Initial load
duke
parents:
diff changeset
1657 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1658 , _tmp1(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1659 , _tmp2(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1660 , _tmp3(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1661 , _tmp4(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1662 , _tmp5(LIR_OprFact::illegalOpr) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1663 assert(code != lir_cmp && is_in_range(code, begin_op2, end_op2), "code check");
a61af66fc99e Initial load
duke
parents:
diff changeset
1664 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1665
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1666 LIR_Op2(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, LIR_Opr tmp1, LIR_Opr tmp2 = LIR_OprFact::illegalOpr,
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1667 LIR_Opr tmp3 = LIR_OprFact::illegalOpr, LIR_Opr tmp4 = LIR_OprFact::illegalOpr, LIR_Opr tmp5 = LIR_OprFact::illegalOpr)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1668 : LIR_Op(code, result, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1669 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1670 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1671 , _type(T_ILLEGAL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1672 , _condition(lir_cond_unknown)
a61af66fc99e Initial load
duke
parents:
diff changeset
1673 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1674 , _tmp1(tmp1)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1675 , _tmp2(tmp2)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1676 , _tmp3(tmp3)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1677 , _tmp4(tmp4)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1678 , _tmp5(tmp5) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1679 assert(code != lir_cmp && is_in_range(code, begin_op2, end_op2), "code check");
a61af66fc99e Initial load
duke
parents:
diff changeset
1680 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1681
a61af66fc99e Initial load
duke
parents:
diff changeset
1682 LIR_Opr in_opr1() const { return _opr1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1683 LIR_Opr in_opr2() const { return _opr2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1684 BasicType type() const { return _type; }
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1685 LIR_Opr tmp1_opr() const { return _tmp1; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1686 LIR_Opr tmp2_opr() const { return _tmp2; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1687 LIR_Opr tmp3_opr() const { return _tmp3; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1688 LIR_Opr tmp4_opr() const { return _tmp4; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1689 LIR_Opr tmp5_opr() const { return _tmp5; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1690 LIR_Condition condition() const {
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1691 assert(code() == lir_cmp || code() == lir_cmove || code() == lir_assert, "only valid for cmp and cmove and assert"); return _condition;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1692 }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1693 void set_condition(LIR_Condition condition) {
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1694 assert(code() == lir_cmp || code() == lir_cmove, "only valid for cmp and cmove"); _condition = condition;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1695 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1696
a61af66fc99e Initial load
duke
parents:
diff changeset
1697 void set_fpu_stack_size(int size) { _fpu_stack_size = size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1698 int fpu_stack_size() const { return _fpu_stack_size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1699
a61af66fc99e Initial load
duke
parents:
diff changeset
1700 void set_in_opr1(LIR_Opr opr) { _opr1 = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1701 void set_in_opr2(LIR_Opr opr) { _opr2 = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1702
a61af66fc99e Initial load
duke
parents:
diff changeset
1703 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1704 virtual LIR_Op2* as_Op2() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1705 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1706 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1707
a61af66fc99e Initial load
duke
parents:
diff changeset
1708 class LIR_OpAllocArray : public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1709 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1710
a61af66fc99e Initial load
duke
parents:
diff changeset
1711 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1712 LIR_Opr _klass;
a61af66fc99e Initial load
duke
parents:
diff changeset
1713 LIR_Opr _len;
a61af66fc99e Initial load
duke
parents:
diff changeset
1714 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1715 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1716 LIR_Opr _tmp3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1717 LIR_Opr _tmp4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1718 BasicType _type;
a61af66fc99e Initial load
duke
parents:
diff changeset
1719 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1720
a61af66fc99e Initial load
duke
parents:
diff changeset
1721 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1722 LIR_OpAllocArray(LIR_Opr klass, LIR_Opr len, LIR_Opr result, LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, BasicType type, CodeStub* stub)
a61af66fc99e Initial load
duke
parents:
diff changeset
1723 : LIR_Op(lir_alloc_array, result, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1724 , _klass(klass)
a61af66fc99e Initial load
duke
parents:
diff changeset
1725 , _len(len)
a61af66fc99e Initial load
duke
parents:
diff changeset
1726 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1727 , _tmp2(t2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1728 , _tmp3(t3)
a61af66fc99e Initial load
duke
parents:
diff changeset
1729 , _tmp4(t4)
a61af66fc99e Initial load
duke
parents:
diff changeset
1730 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
1731 , _stub(stub) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1732
a61af66fc99e Initial load
duke
parents:
diff changeset
1733 LIR_Opr klass() const { return _klass; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1734 LIR_Opr len() const { return _len; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1735 LIR_Opr obj() const { return result_opr(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1736 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1737 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1738 LIR_Opr tmp3() const { return _tmp3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1739 LIR_Opr tmp4() const { return _tmp4; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1740 BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1741 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1742
a61af66fc99e Initial load
duke
parents:
diff changeset
1743 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1744 virtual LIR_OpAllocArray * as_OpAllocArray () { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1745 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1746 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1747
a61af66fc99e Initial load
duke
parents:
diff changeset
1748
a61af66fc99e Initial load
duke
parents:
diff changeset
1749 class LIR_Op3: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1750 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1751
a61af66fc99e Initial load
duke
parents:
diff changeset
1752 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1753 LIR_Opr _opr1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1754 LIR_Opr _opr2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1755 LIR_Opr _opr3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1756 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1757 LIR_Op3(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr opr3, LIR_Opr result, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1758 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1759 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1760 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1761 , _opr3(opr3) { assert(is_in_range(code, begin_op3, end_op3), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1762 LIR_Opr in_opr1() const { return _opr1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1763 LIR_Opr in_opr2() const { return _opr2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1764 LIR_Opr in_opr3() const { return _opr3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1765
a61af66fc99e Initial load
duke
parents:
diff changeset
1766 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1767 virtual LIR_Op3* as_Op3() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1768 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1769 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1770
a61af66fc99e Initial load
duke
parents:
diff changeset
1771
a61af66fc99e Initial load
duke
parents:
diff changeset
1772 //--------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1773 class LabelObj: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
1774 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1775 Label _label;
a61af66fc99e Initial load
duke
parents:
diff changeset
1776 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1777 LabelObj() {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1778 Label* label() { return &_label; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1779 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1780
a61af66fc99e Initial load
duke
parents:
diff changeset
1781
a61af66fc99e Initial load
duke
parents:
diff changeset
1782 class LIR_OpLock: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1783 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1784
a61af66fc99e Initial load
duke
parents:
diff changeset
1785 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1786 LIR_Opr _hdr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1787 LIR_Opr _obj;
a61af66fc99e Initial load
duke
parents:
diff changeset
1788 LIR_Opr _lock;
a61af66fc99e Initial load
duke
parents:
diff changeset
1789 LIR_Opr _scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
1790 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1791 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1792 LIR_OpLock(LIR_Code code, LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1793 : LIR_Op(code, LIR_OprFact::illegalOpr, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1794 , _hdr(hdr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1795 , _obj(obj)
a61af66fc99e Initial load
duke
parents:
diff changeset
1796 , _lock(lock)
a61af66fc99e Initial load
duke
parents:
diff changeset
1797 , _scratch(scratch)
a61af66fc99e Initial load
duke
parents:
diff changeset
1798 , _stub(stub) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1799
a61af66fc99e Initial load
duke
parents:
diff changeset
1800 LIR_Opr hdr_opr() const { return _hdr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1801 LIR_Opr obj_opr() const { return _obj; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1802 LIR_Opr lock_opr() const { return _lock; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1803 LIR_Opr scratch_opr() const { return _scratch; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1804 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1805
a61af66fc99e Initial load
duke
parents:
diff changeset
1806 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1807 virtual LIR_OpLock* as_OpLock() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1808 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1809 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1810
a61af66fc99e Initial load
duke
parents:
diff changeset
1811
a61af66fc99e Initial load
duke
parents:
diff changeset
1812 class LIR_OpDelay: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1813 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1814
a61af66fc99e Initial load
duke
parents:
diff changeset
1815 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1816 LIR_Op* _op;
a61af66fc99e Initial load
duke
parents:
diff changeset
1817
a61af66fc99e Initial load
duke
parents:
diff changeset
1818 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1819 LIR_OpDelay(LIR_Op* op, CodeEmitInfo* info):
a61af66fc99e Initial load
duke
parents:
diff changeset
1820 LIR_Op(lir_delay_slot, LIR_OprFact::illegalOpr, info),
a61af66fc99e Initial load
duke
parents:
diff changeset
1821 _op(op) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1822 assert(op->code() == lir_nop || LIRFillDelaySlots, "should be filling with nops");
a61af66fc99e Initial load
duke
parents:
diff changeset
1823 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1824 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1825 virtual LIR_OpDelay* as_OpDelay() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1826 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1827 LIR_Op* delay_op() const { return _op; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1828 CodeEmitInfo* call_info() const { return info(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1829 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1830
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1831 #ifdef ASSERT
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1832 // LIR_OpAssert
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1833 class LIR_OpAssert : public LIR_Op2 {
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1834 friend class LIR_OpVisitState;
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1835
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1836 private:
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1837 const char* _msg;
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1838 bool _halt;
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1839
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1840 public:
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1841 LIR_OpAssert(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, const char* msg, bool halt)
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1842 : LIR_Op2(lir_assert, condition, opr1, opr2)
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1843 , _halt(halt)
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1844 , _msg(msg) {
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1845 }
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1846
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1847 const char* msg() const { return _msg; }
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1848 bool halt() const { return _halt; }
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1849
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1850 virtual void emit_code(LIR_Assembler* masm);
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1851 virtual LIR_OpAssert* as_OpAssert() { return this; }
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1852 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1853 };
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
1854 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1855
a61af66fc99e Initial load
duke
parents:
diff changeset
1856 // LIR_OpCompareAndSwap
a61af66fc99e Initial load
duke
parents:
diff changeset
1857 class LIR_OpCompareAndSwap : public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1858 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1859
a61af66fc99e Initial load
duke
parents:
diff changeset
1860 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1861 LIR_Opr _addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1862 LIR_Opr _cmp_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
1863 LIR_Opr _new_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
1864 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1865 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1866
a61af66fc99e Initial load
duke
parents:
diff changeset
1867 public:
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1868 LIR_OpCompareAndSwap(LIR_Code code, LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1869 LIR_Opr t1, LIR_Opr t2, LIR_Opr result)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1870 : LIR_Op(code, result, NULL) // no result, no info
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1871 , _addr(addr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1872 , _cmp_value(cmp_value)
a61af66fc99e Initial load
duke
parents:
diff changeset
1873 , _new_value(new_value)
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 , _tmp2(t2) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1876
a61af66fc99e Initial load
duke
parents:
diff changeset
1877 LIR_Opr addr() const { return _addr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 LIR_Opr cmp_value() const { return _cmp_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1879 LIR_Opr new_value() const { return _new_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1880 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1881 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1882
a61af66fc99e Initial load
duke
parents:
diff changeset
1883 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1884 virtual LIR_OpCompareAndSwap * as_OpCompareAndSwap () { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1885 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1886 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1887
a61af66fc99e Initial load
duke
parents:
diff changeset
1888 // LIR_OpProfileCall
a61af66fc99e Initial load
duke
parents:
diff changeset
1889 class LIR_OpProfileCall : public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1890 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1891
a61af66fc99e Initial load
duke
parents:
diff changeset
1892 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1893 ciMethod* _profiled_method;
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1894 int _profiled_bci;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1895 ciMethod* _profiled_callee;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1896 LIR_Opr _mdo;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1897 LIR_Opr _recv;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1898 LIR_Opr _tmp1;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1899 ciKlass* _known_holder;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1900
a61af66fc99e Initial load
duke
parents:
diff changeset
1901 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1902 // Destroys recv
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1903 LIR_OpProfileCall(LIR_Code code, ciMethod* profiled_method, int profiled_bci, ciMethod* profiled_callee, LIR_Opr mdo, LIR_Opr recv, LIR_Opr t1, ciKlass* known_holder)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1904 : LIR_Op(code, LIR_OprFact::illegalOpr, NULL) // no result, no info
a61af66fc99e Initial load
duke
parents:
diff changeset
1905 , _profiled_method(profiled_method)
a61af66fc99e Initial load
duke
parents:
diff changeset
1906 , _profiled_bci(profiled_bci)
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1907 , _profiled_callee(profiled_callee)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1908 , _mdo(mdo)
a61af66fc99e Initial load
duke
parents:
diff changeset
1909 , _recv(recv)
a61af66fc99e Initial load
duke
parents:
diff changeset
1910 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1911 , _known_holder(known_holder) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1912
a61af66fc99e Initial load
duke
parents:
diff changeset
1913 ciMethod* profiled_method() const { return _profiled_method; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1914 int profiled_bci() const { return _profiled_bci; }
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1915 ciMethod* profiled_callee() const { return _profiled_callee; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1916 LIR_Opr mdo() const { return _mdo; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1917 LIR_Opr recv() const { return _recv; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1918 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1919 ciKlass* known_holder() const { return _known_holder; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1920
a61af66fc99e Initial load
duke
parents:
diff changeset
1921 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1922 virtual LIR_OpProfileCall* as_OpProfileCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1923 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1924 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1925
a61af66fc99e Initial load
duke
parents:
diff changeset
1926 class LIR_InsertionBuffer;
a61af66fc99e Initial load
duke
parents:
diff changeset
1927
a61af66fc99e Initial load
duke
parents:
diff changeset
1928 //--------------------------------LIR_List---------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1929 // Maintains a list of LIR instructions (one instance of LIR_List per basic block)
a61af66fc99e Initial load
duke
parents:
diff changeset
1930 // The LIR instructions are appended by the LIR_List class itself;
a61af66fc99e Initial load
duke
parents:
diff changeset
1931 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1932 // Notes:
a61af66fc99e Initial load
duke
parents:
diff changeset
1933 // - all offsets are(should be) in bytes
a61af66fc99e Initial load
duke
parents:
diff changeset
1934 // - local positions are specified with an offset, with offset 0 being local 0
a61af66fc99e Initial load
duke
parents:
diff changeset
1935
a61af66fc99e Initial load
duke
parents:
diff changeset
1936 class LIR_List: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
1937 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1938 LIR_OpList _operations;
a61af66fc99e Initial load
duke
parents:
diff changeset
1939
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 Compilation* _compilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
1941 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1942 BlockBegin* _block;
a61af66fc99e Initial load
duke
parents:
diff changeset
1943 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1944 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1945 const char * _file;
a61af66fc99e Initial load
duke
parents:
diff changeset
1946 int _line;
a61af66fc99e Initial load
duke
parents:
diff changeset
1947 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1948
a61af66fc99e Initial load
duke
parents:
diff changeset
1949 void append(LIR_Op* op) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1950 if (op->source() == NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1951 op->set_source(_compilation->current_instruction());
a61af66fc99e Initial load
duke
parents:
diff changeset
1952 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1953 if (PrintIRWithLIR) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1954 _compilation->maybe_print_current_instruction();
a61af66fc99e Initial load
duke
parents:
diff changeset
1955 op->print(); tty->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1956 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1957 #endif // PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1958
a61af66fc99e Initial load
duke
parents:
diff changeset
1959 _operations.append(op);
a61af66fc99e Initial load
duke
parents:
diff changeset
1960
a61af66fc99e Initial load
duke
parents:
diff changeset
1961 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1962 op->verify();
a61af66fc99e Initial load
duke
parents:
diff changeset
1963 op->set_file_and_line(_file, _line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1964 _file = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1965 _line = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1966 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1967 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1968
a61af66fc99e Initial load
duke
parents:
diff changeset
1969 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1970 LIR_List(Compilation* compilation, BlockBegin* block = NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
1971
a61af66fc99e Initial load
duke
parents:
diff changeset
1972 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1973 void set_file_and_line(const char * file, int line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1974 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1975
a61af66fc99e Initial load
duke
parents:
diff changeset
1976 //---------- accessors ---------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1977 LIR_OpList* instructions_list() { return &_operations; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 int length() const { return _operations.length(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1979 LIR_Op* at(int i) const { return _operations.at(i); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1980
a61af66fc99e Initial load
duke
parents:
diff changeset
1981 NOT_PRODUCT(BlockBegin* block() const { return _block; });
a61af66fc99e Initial load
duke
parents:
diff changeset
1982
a61af66fc99e Initial load
duke
parents:
diff changeset
1983 // insert LIR_Ops in buffer to right places in LIR_List
a61af66fc99e Initial load
duke
parents:
diff changeset
1984 void append(LIR_InsertionBuffer* buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
1985
a61af66fc99e Initial load
duke
parents:
diff changeset
1986 //---------- mutators ---------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1987 void insert_before(int i, LIR_List* op_list) { _operations.insert_before(i, op_list->instructions_list()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1988 void insert_before(int i, LIR_Op* op) { _operations.insert_before(i, op); }
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1989 void remove_at(int i) { _operations.remove_at(i); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1990
a61af66fc99e Initial load
duke
parents:
diff changeset
1991 //---------- printing -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1992 void print_instructions() PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1993
a61af66fc99e Initial load
duke
parents:
diff changeset
1994
a61af66fc99e Initial load
duke
parents:
diff changeset
1995 //---------- instructions -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1996 void call_opt_virtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1997 address dest, LIR_OprList* arguments,
a61af66fc99e Initial load
duke
parents:
diff changeset
1998 CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1999 append(new LIR_OpJavaCall(lir_optvirtual_call, method, receiver, result, dest, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2000 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 void call_static(ciMethod* method, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2002 address dest, LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 append(new LIR_OpJavaCall(lir_static_call, method, LIR_OprFact::illegalOpr, result, dest, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2004 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2005 void call_icvirtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2006 address dest, LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2007 append(new LIR_OpJavaCall(lir_icvirtual_call, method, receiver, result, dest, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2008 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2009 void call_virtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 intptr_t vtable_offset, LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 append(new LIR_OpJavaCall(lir_virtual_call, method, receiver, result, vtable_offset, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 }
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
2013 void call_dynamic(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
2014 address dest, LIR_OprList* arguments, CodeEmitInfo* info) {
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
2015 append(new LIR_OpJavaCall(lir_dynamic_call, method, receiver, result, dest, arguments, info));
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
2016 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2017
a61af66fc99e Initial load
duke
parents:
diff changeset
2018 void get_thread(LIR_Opr result) { append(new LIR_Op0(lir_get_thread, result)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2019 void word_align() { append(new LIR_Op0(lir_word_align)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2020 void membar() { append(new LIR_Op0(lir_membar)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2021 void membar_acquire() { append(new LIR_Op0(lir_membar_acquire)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2022 void membar_release() { append(new LIR_Op0(lir_membar_release)); }
4966
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
2023 void membar_loadload() { append(new LIR_Op0(lir_membar_loadload)); }
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
2024 void membar_storestore() { append(new LIR_Op0(lir_membar_storestore)); }
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
2025 void membar_loadstore() { append(new LIR_Op0(lir_membar_loadstore)); }
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
2026 void membar_storeload() { append(new LIR_Op0(lir_membar_storeload)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2027
a61af66fc99e Initial load
duke
parents:
diff changeset
2028 void nop() { append(new LIR_Op0(lir_nop)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 void build_frame() { append(new LIR_Op0(lir_build_frame)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2030
a61af66fc99e Initial load
duke
parents:
diff changeset
2031 void std_entry(LIR_Opr receiver) { append(new LIR_Op0(lir_std_entry, receiver)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 void osr_entry(LIR_Opr osrPointer) { append(new LIR_Op0(lir_osr_entry, osrPointer)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2033
a61af66fc99e Initial load
duke
parents:
diff changeset
2034 void branch_destination(Label* lbl) { append(new LIR_OpLabel(lbl)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2035
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 void negate(LIR_Opr from, LIR_Opr to) { append(new LIR_Op1(lir_neg, from, to)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2037 void leal(LIR_Opr from, LIR_Opr result_reg) { append(new LIR_Op1(lir_leal, from, result_reg)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2038
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 // result is a stack location for old backend and vreg for UseLinearScan
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 // stack_loc_temp is an illegal register for old backend
a61af66fc99e Initial load
duke
parents:
diff changeset
2041 void roundfp(LIR_Opr reg, LIR_Opr stack_loc_temp, LIR_Opr result) { append(new LIR_OpRoundFP(reg, stack_loc_temp, result)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2042 void unaligned_move(LIR_Address* src, LIR_Opr dst) { append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, dst->type(), lir_patch_none, NULL, lir_move_unaligned)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2043 void unaligned_move(LIR_Opr src, LIR_Address* dst) { append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), src->type(), lir_patch_none, NULL, lir_move_unaligned)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2044 void unaligned_move(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, NULL, lir_move_unaligned)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2045 void move(LIR_Opr src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2046 void move(LIR_Address* src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, src->type(), lir_patch_none, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2047 void move(LIR_Opr src, LIR_Address* dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), dst->type(), lir_patch_none, info)); }
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2048 void move_wide(LIR_Address* src, LIR_Opr dst, CodeEmitInfo* info = NULL) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2049 if (UseCompressedOops) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2050 append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, src->type(), lir_patch_none, info, lir_move_wide));
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2051 } else {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2052 move(src, dst, info);
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2053 }
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2054 }
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2055 void move_wide(LIR_Opr src, LIR_Address* dst, CodeEmitInfo* info = NULL) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2056 if (UseCompressedOops) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2057 append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), dst->type(), lir_patch_none, info, lir_move_wide));
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2058 } else {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2059 move(src, dst, info);
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2060 }
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
2061 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2062 void volatile_move(LIR_Opr src, LIR_Opr dst, BasicType type, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none) { append(new LIR_Op1(lir_move, src, dst, type, patch_code, info, lir_move_volatile)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2063
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
2064 void oop2reg (jobject o, LIR_Opr reg) { assert(reg->type() == T_OBJECT, "bad reg"); append(new LIR_Op1(lir_move, LIR_OprFact::oopConst(o), reg)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2065 void oop2reg_patch(jobject o, LIR_Opr reg, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2066
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
2067 void metadata2reg (Metadata* o, LIR_Opr reg) { assert(reg->type() == T_METADATA, "bad reg"); append(new LIR_Op1(lir_move, LIR_OprFact::metadataConst(o), reg)); }
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2068 void klass2reg_patch(Metadata* o, LIR_Opr reg, CodeEmitInfo* info);
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2069
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2070 void return_op(LIR_Opr result) { append(new LIR_Op1(lir_return, result)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2071
a61af66fc99e Initial load
duke
parents:
diff changeset
2072 void safepoint(LIR_Opr tmp, CodeEmitInfo* info) { append(new LIR_Op1(lir_safepoint, tmp, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2073
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2074 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2075 void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_OpConvert(code, left, dst, NULL, tmp1, tmp2)); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2076 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2077 void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, ConversionStub* stub = NULL/*, bool is_32bit = false*/) { append(new LIR_OpConvert(code, left, dst, stub)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2078
a61af66fc99e Initial load
duke
parents:
diff changeset
2079 void logical_and (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_and, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2080 void logical_or (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_or, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2081 void logical_xor (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_xor, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2082
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2083 void pack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_pack64, src, dst, T_LONG, lir_patch_none, NULL)); }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2084 void unpack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_unpack64, src, dst, T_LONG, lir_patch_none, NULL)); }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2085
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2086 void null_check(LIR_Opr opr, CodeEmitInfo* info) { append(new LIR_Op1(lir_null_check, opr, info)); }
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2087 void throw_exception(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2088 append(new LIR_Op2(lir_throw, exceptionPC, exceptionOop, LIR_OprFact::illegalOpr, info));
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2089 }
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2090 void unwind_exception(LIR_Opr exceptionOop) {
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2091 append(new LIR_Op1(lir_unwind, exceptionOop));
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2092 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2093
a61af66fc99e Initial load
duke
parents:
diff changeset
2094 void compare_to (LIR_Opr left, LIR_Opr right, LIR_Opr dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2095 append(new LIR_Op2(lir_compare_to, left, right, dst));
a61af66fc99e Initial load
duke
parents:
diff changeset
2096 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2097
a61af66fc99e Initial load
duke
parents:
diff changeset
2098 void push(LIR_Opr opr) { append(new LIR_Op1(lir_push, opr)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2099 void pop(LIR_Opr reg) { append(new LIR_Op1(lir_pop, reg)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2100
a61af66fc99e Initial load
duke
parents:
diff changeset
2101 void cmp(LIR_Condition condition, LIR_Opr left, LIR_Opr right, CodeEmitInfo* info = NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2102 append(new LIR_Op2(lir_cmp, condition, left, right, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2104 void cmp(LIR_Condition condition, LIR_Opr left, int right, CodeEmitInfo* info = NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2105 cmp(condition, left, LIR_OprFact::intConst(right), info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2106 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2107
a61af66fc99e Initial load
duke
parents:
diff changeset
2108 void cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2109 void cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Address* addr, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2110
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
2111 void cmove(LIR_Condition condition, LIR_Opr src1, LIR_Opr src2, LIR_Opr dst, BasicType type) {
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
2112 append(new LIR_Op2(lir_cmove, condition, src1, src2, dst, type));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2113 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2114
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2115 void cas_long(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2116 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2117 void cas_obj(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2118 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2119 void cas_int(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2120 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2121
a61af66fc99e Initial load
duke
parents:
diff changeset
2122 void abs (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_abs , from, tmp, to)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2123 void sqrt(LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_sqrt, from, tmp, to)); }
953
ff1a29907b6c 6855215: Calculation error (NaN) after about 1500 calculations
never
parents: 337
diff changeset
2124 void log (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_log, from, LIR_OprFact::illegalOpr, to, tmp)); }
ff1a29907b6c 6855215: Calculation error (NaN) after about 1500 calculations
never
parents: 337
diff changeset
2125 void log10 (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_log10, from, LIR_OprFact::illegalOpr, to, tmp)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2126 void sin (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_sin , from, tmp1, to, tmp2)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2127 void cos (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_cos , from, tmp1, to, tmp2)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2128 void tan (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_tan , from, tmp1, to, tmp2)); }
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
2129 void exp (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, LIR_Opr tmp4, LIR_Opr tmp5) { append(new LIR_Op2(lir_exp , from, tmp1, to, tmp2, tmp3, tmp4, tmp5)); }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
2130 void pow (LIR_Opr arg1, LIR_Opr arg2, LIR_Opr res, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, LIR_Opr tmp4, LIR_Opr tmp5) { append(new LIR_Op2(lir_pow, arg1, arg2, res, tmp1, tmp2, tmp3, tmp4, tmp5)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2131
a61af66fc99e Initial load
duke
parents:
diff changeset
2132 void add (LIR_Opr left, LIR_Opr right, LIR_Opr res) { append(new LIR_Op2(lir_add, left, right, res)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2133 void sub (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_sub, left, right, res, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2134 void mul (LIR_Opr left, LIR_Opr right, LIR_Opr res) { append(new LIR_Op2(lir_mul, left, right, res)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2135 void mul_strictfp (LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_mul_strictfp, left, right, res, tmp)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2136 void div (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_div, left, right, res, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2137 void div_strictfp (LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_div_strictfp, left, right, res, tmp)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2138 void rem (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_rem, left, right, res, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2139
a61af66fc99e Initial load
duke
parents:
diff changeset
2140 void volatile_load_mem_reg(LIR_Address* address, LIR_Opr dst, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2141 void volatile_load_unsafe_reg(LIR_Opr base, LIR_Opr offset, LIR_Opr dst, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code);
a61af66fc99e Initial load
duke
parents:
diff changeset
2142
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 void load(LIR_Address* addr, LIR_Opr src, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2144
a61af66fc99e Initial load
duke
parents:
diff changeset
2145 void prefetch(LIR_Address* addr, bool is_store);
a61af66fc99e Initial load
duke
parents:
diff changeset
2146
a61af66fc99e Initial load
duke
parents:
diff changeset
2147 void store_mem_int(jint v, LIR_Opr base, int offset_in_bytes, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 void store_mem_oop(jobject o, LIR_Opr base, int offset_in_bytes, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 void store(LIR_Opr src, LIR_Address* addr, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2150 void volatile_store_mem_reg(LIR_Opr src, LIR_Address* address, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 void volatile_store_unsafe_reg(LIR_Opr src, LIR_Opr base, LIR_Opr offset, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code);
a61af66fc99e Initial load
duke
parents:
diff changeset
2152
a61af66fc99e Initial load
duke
parents:
diff changeset
2153 void idiv(LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2154 void idiv(LIR_Opr left, int right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2155 void irem(LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2156 void irem(LIR_Opr left, int right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2157
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 void allocate_object(LIR_Opr dst, LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, int header_size, int object_size, LIR_Opr klass, bool init_check, CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
2159 void allocate_array(LIR_Opr dst, LIR_Opr len, LIR_Opr t1,LIR_Opr t2, LIR_Opr t3,LIR_Opr t4, BasicType type, LIR_Opr klass, CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
2160
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 // jump is an unconditional branch
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 void jump(BlockBegin* block) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2163 append(new LIR_OpBranch(lir_cond_always, T_ILLEGAL, block));
a61af66fc99e Initial load
duke
parents:
diff changeset
2164 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2165 void jump(CodeStub* stub) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2166 append(new LIR_OpBranch(lir_cond_always, T_ILLEGAL, stub));
a61af66fc99e Initial load
duke
parents:
diff changeset
2167 }
4816
9164b8236699 7131028: Switch statement takes wrong path
iveresov
parents: 3957
diff changeset
2168 void branch(LIR_Condition cond, BasicType type, Label* lbl) { append(new LIR_OpBranch(cond, type, lbl)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2169 void branch(LIR_Condition cond, BasicType type, BlockBegin* block) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2170 assert(type != T_FLOAT && type != T_DOUBLE, "no fp comparisons");
a61af66fc99e Initial load
duke
parents:
diff changeset
2171 append(new LIR_OpBranch(cond, type, block));
a61af66fc99e Initial load
duke
parents:
diff changeset
2172 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2173 void branch(LIR_Condition cond, BasicType type, CodeStub* stub) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2174 assert(type != T_FLOAT && type != T_DOUBLE, "no fp comparisons");
a61af66fc99e Initial load
duke
parents:
diff changeset
2175 append(new LIR_OpBranch(cond, type, stub));
a61af66fc99e Initial load
duke
parents:
diff changeset
2176 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2177 void branch(LIR_Condition cond, BasicType type, BlockBegin* block, BlockBegin* unordered) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2178 assert(type == T_FLOAT || type == T_DOUBLE, "fp comparisons only");
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 append(new LIR_OpBranch(cond, type, block, unordered));
a61af66fc99e Initial load
duke
parents:
diff changeset
2180 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2181
a61af66fc99e Initial load
duke
parents:
diff changeset
2182 void shift_left(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
2183 void shift_right(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
2184 void unsigned_shift_right(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
2185
a61af66fc99e Initial load
duke
parents:
diff changeset
2186 void shift_left(LIR_Opr value, int count, LIR_Opr dst) { shift_left(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2187 void shift_right(LIR_Opr value, int count, LIR_Opr dst) { shift_right(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2188 void unsigned_shift_right(LIR_Opr value, int count, LIR_Opr dst) { unsigned_shift_right(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2189
a61af66fc99e Initial load
duke
parents:
diff changeset
2190 void lcmp2int(LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_cmp_l2i, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2191 void fcmp2int(LIR_Opr left, LIR_Opr right, LIR_Opr dst, bool is_unordered_less);
a61af66fc99e Initial load
duke
parents:
diff changeset
2192
a61af66fc99e Initial load
duke
parents:
diff changeset
2193 void call_runtime_leaf(address routine, LIR_Opr tmp, LIR_Opr result, LIR_OprList* arguments) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2194 append(new LIR_OpRTCall(routine, tmp, result, arguments));
a61af66fc99e Initial load
duke
parents:
diff changeset
2195 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2196
a61af66fc99e Initial load
duke
parents:
diff changeset
2197 void call_runtime(address routine, LIR_Opr tmp, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2198 LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2199 append(new LIR_OpRTCall(routine, tmp, result, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2200 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2201
a61af66fc99e Initial load
duke
parents:
diff changeset
2202 void load_stack_address_monitor(int monitor_ix, LIR_Opr dst) { append(new LIR_Op1(lir_monaddr, LIR_OprFact::intConst(monitor_ix), dst)); }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2203 void unlock_object(LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2204 void lock_object(LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2205
a61af66fc99e Initial load
duke
parents:
diff changeset
2206 void set_24bit_fpu() { append(new LIR_Op0(lir_24bit_FPU )); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2207 void restore_fpu() { append(new LIR_Op0(lir_reset_FPU )); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2208 void breakpoint() { append(new LIR_Op0(lir_breakpoint)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2209
a61af66fc99e Initial load
duke
parents:
diff changeset
2210 void arraycopy(LIR_Opr src, LIR_Opr src_pos, LIR_Opr dst, LIR_Opr dst_pos, LIR_Opr length, LIR_Opr tmp, ciArrayKlass* expected_type, int flags, CodeEmitInfo* info) { append(new LIR_OpArrayCopy(src, src_pos, dst, dst_pos, length, tmp, expected_type, flags, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2211
a61af66fc99e Initial load
duke
parents:
diff changeset
2212 void fpop_raw() { append(new LIR_Op0(lir_fpop_raw)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2213
1791
3a294e483abc 6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents: 1783
diff changeset
2214 void instanceof(LIR_Opr result, LIR_Opr object, ciKlass* klass, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check, CodeEmitInfo* info_for_patch, ciMethod* profiled_method, int profiled_bci);
3957
5cceda753a4a 7091764: Tiered: enable aastore profiling
iveresov
parents: 2446
diff changeset
2215 void store_check(LIR_Opr object, LIR_Opr array, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, CodeEmitInfo* info_for_exception, ciMethod* profiled_method, int profiled_bci);
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2216
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2217 void checkcast (LIR_Opr result, LIR_Opr object, ciKlass* klass,
a61af66fc99e Initial load
duke
parents:
diff changeset
2218 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check,
a61af66fc99e Initial load
duke
parents:
diff changeset
2219 CodeEmitInfo* info_for_exception, CodeEmitInfo* info_for_patch, CodeStub* stub,
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 ciMethod* profiled_method, int profiled_bci);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2221 // MethodData* profiling
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
2222 void profile_call(ciMethod* method, int bci, ciMethod* callee, LIR_Opr mdo, LIR_Opr recv, LIR_Opr t1, ciKlass* cha_klass) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
2223 append(new LIR_OpProfileCall(lir_profile_call, method, bci, callee, mdo, recv, t1, cha_klass));
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2224 }
6795
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2225
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2226 void xadd(LIR_Opr src, LIR_Opr add, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_xadd, src, add, res, tmp)); }
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2227 void xchg(LIR_Opr src, LIR_Opr set, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_xchg, src, set, res, tmp)); }
8860
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
2228 #ifdef ASSERT
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
2229 void lir_assert(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, const char* msg, bool halt) { append(new LIR_OpAssert(condition, opr1, opr2, msg, halt)); }
46f6f063b272 7153771: array bound check elimination for c1
roland
parents: 8721
diff changeset
2230 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2231 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2232
a61af66fc99e Initial load
duke
parents:
diff changeset
2233 void print_LIR(BlockList* blocks);
a61af66fc99e Initial load
duke
parents:
diff changeset
2234
a61af66fc99e Initial load
duke
parents:
diff changeset
2235 class LIR_InsertionBuffer : public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
2236 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
2237 LIR_List* _lir; // the lir list where ops of this buffer should be inserted later (NULL when uninitialized)
a61af66fc99e Initial load
duke
parents:
diff changeset
2238
a61af66fc99e Initial load
duke
parents:
diff changeset
2239 // list of insertion points. index and count are stored alternately:
a61af66fc99e Initial load
duke
parents:
diff changeset
2240 // _index_and_count[i * 2]: the index into lir list where "count" ops should be inserted
a61af66fc99e Initial load
duke
parents:
diff changeset
2241 // _index_and_count[i * 2 + 1]: the number of ops to be inserted at index
a61af66fc99e Initial load
duke
parents:
diff changeset
2242 intStack _index_and_count;
a61af66fc99e Initial load
duke
parents:
diff changeset
2243
a61af66fc99e Initial load
duke
parents:
diff changeset
2244 // the LIR_Ops to be inserted
a61af66fc99e Initial load
duke
parents:
diff changeset
2245 LIR_OpList _ops;
a61af66fc99e Initial load
duke
parents:
diff changeset
2246
a61af66fc99e Initial load
duke
parents:
diff changeset
2247 void append_new(int index, int count) { _index_and_count.append(index); _index_and_count.append(count); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 void set_index_at(int i, int value) { _index_and_count.at_put((i << 1), value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 void set_count_at(int i, int value) { _index_and_count.at_put((i << 1) + 1, value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2250
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2252 void verify();
a61af66fc99e Initial load
duke
parents:
diff changeset
2253 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
2255 LIR_InsertionBuffer() : _lir(NULL), _index_and_count(8), _ops(8) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
2256
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 // must be called before using the insertion buffer
a61af66fc99e Initial load
duke
parents:
diff changeset
2258 void init(LIR_List* lir) { assert(!initialized(), "already initialized"); _lir = lir; _index_and_count.clear(); _ops.clear(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 bool initialized() const { return _lir != NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2260 // called automatically when the buffer is appended to the LIR_List
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 void finish() { _lir = NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2262
a61af66fc99e Initial load
duke
parents:
diff changeset
2263 // accessors
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 LIR_List* lir_list() const { return _lir; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 int number_of_insertion_points() const { return _index_and_count.length() >> 1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2266 int index_at(int i) const { return _index_and_count.at((i << 1)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2267 int count_at(int i) const { return _index_and_count.at((i << 1) + 1); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2268
a61af66fc99e Initial load
duke
parents:
diff changeset
2269 int number_of_ops() const { return _ops.length(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2270 LIR_Op* op_at(int i) const { return _ops.at(i); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2271
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 // append an instruction to the buffer
a61af66fc99e Initial load
duke
parents:
diff changeset
2273 void append(int index, LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
2274
a61af66fc99e Initial load
duke
parents:
diff changeset
2275 // instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2276 void move(int index, LIR_Opr src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(index, new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2277 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2278
a61af66fc99e Initial load
duke
parents:
diff changeset
2279
a61af66fc99e Initial load
duke
parents:
diff changeset
2280 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2281 // LIR_OpVisitState is used for manipulating LIR_Ops in an abstract way.
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 // Calling a LIR_Op's visit function with a LIR_OpVisitState causes
a61af66fc99e Initial load
duke
parents:
diff changeset
2283 // information about the input, output and temporaries used by the
a61af66fc99e Initial load
duke
parents:
diff changeset
2284 // op to be recorded. It also records whether the op has call semantics
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 // and also records all the CodeEmitInfos used by this op.
a61af66fc99e Initial load
duke
parents:
diff changeset
2286 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2287
a61af66fc99e Initial load
duke
parents:
diff changeset
2288
a61af66fc99e Initial load
duke
parents:
diff changeset
2289 class LIR_OpVisitState: public StackObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
2290 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
2291 typedef enum { inputMode, firstMode = inputMode, tempMode, outputMode, numModes, invalidMode = -1 } OprMode;
a61af66fc99e Initial load
duke
parents:
diff changeset
2292
a61af66fc99e Initial load
duke
parents:
diff changeset
2293 enum {
7468
608b2e8a0063 8004051: assert(_oprs_len[mode] < maxNumberOfOperands) failed: array overflow
bpittore
parents: 6795
diff changeset
2294 maxNumberOfOperands = 20,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 maxNumberOfInfos = 4
a61af66fc99e Initial load
duke
parents:
diff changeset
2296 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2297
a61af66fc99e Initial load
duke
parents:
diff changeset
2298 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
2299 LIR_Op* _op;
a61af66fc99e Initial load
duke
parents:
diff changeset
2300
a61af66fc99e Initial load
duke
parents:
diff changeset
2301 // optimization: the operands and infos are not stored in a variable-length
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 // list, but in a fixed-size array to save time of size checks and resizing
a61af66fc99e Initial load
duke
parents:
diff changeset
2303 int _oprs_len[numModes];
a61af66fc99e Initial load
duke
parents:
diff changeset
2304 LIR_Opr* _oprs_new[numModes][maxNumberOfOperands];
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 int _info_len;
a61af66fc99e Initial load
duke
parents:
diff changeset
2306 CodeEmitInfo* _info_new[maxNumberOfInfos];
a61af66fc99e Initial load
duke
parents:
diff changeset
2307
a61af66fc99e Initial load
duke
parents:
diff changeset
2308 bool _has_call;
a61af66fc99e Initial load
duke
parents:
diff changeset
2309 bool _has_slow_case;
a61af66fc99e Initial load
duke
parents:
diff changeset
2310
a61af66fc99e Initial load
duke
parents:
diff changeset
2311
a61af66fc99e Initial load
duke
parents:
diff changeset
2312 // only include register operands
a61af66fc99e Initial load
duke
parents:
diff changeset
2313 // addresses are decomposed to the base and index registers
a61af66fc99e Initial load
duke
parents:
diff changeset
2314 // constants and stack operands are ignored
a61af66fc99e Initial load
duke
parents:
diff changeset
2315 void append(LIR_Opr& opr, OprMode mode) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2316 assert(opr->is_valid(), "should not call this otherwise");
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2318
a61af66fc99e Initial load
duke
parents:
diff changeset
2319 if (opr->is_register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow");
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 _oprs_new[mode][_oprs_len[mode]++] = &opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
2322
a61af66fc99e Initial load
duke
parents:
diff changeset
2323 } else if (opr->is_pointer()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2324 LIR_Address* address = opr->as_address_ptr();
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 if (address != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2326 // special handling for addresses: add base and index register of the address
6795
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2327 // both are always input operands or temp if we want to extend
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2328 // their liveness!
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2329 if (mode == outputMode) {
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2330 mode = inputMode;
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2331 }
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2332 assert (mode == inputMode || mode == tempMode, "input or temp only for addresses");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2333 if (address->_base->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2334 assert(address->_base->is_register(), "must be");
6795
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2335 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow");
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2336 _oprs_new[mode][_oprs_len[mode]++] = &address->_base;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2337 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2338 if (address->_index->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2339 assert(address->_index->is_register(), "must be");
6795
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2340 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow");
7eca5de9e0b6 7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents: 6739
diff changeset
2341 _oprs_new[mode][_oprs_len[mode]++] = &address->_index;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2342 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2343
a61af66fc99e Initial load
duke
parents:
diff changeset
2344 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2345 assert(opr->is_constant(), "constant operands are not processed");
a61af66fc99e Initial load
duke
parents:
diff changeset
2346 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2347 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2348 assert(opr->is_stack(), "stack operands are not processed");
a61af66fc99e Initial load
duke
parents:
diff changeset
2349 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2350 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2351
a61af66fc99e Initial load
duke
parents:
diff changeset
2352 void append(CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2353 assert(info != NULL, "should not call this otherwise");
a61af66fc99e Initial load
duke
parents:
diff changeset
2354 assert(_info_len < maxNumberOfInfos, "array overflow");
a61af66fc99e Initial load
duke
parents:
diff changeset
2355 _info_new[_info_len++] = info;
a61af66fc99e Initial load
duke
parents:
diff changeset
2356 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2357
a61af66fc99e Initial load
duke
parents:
diff changeset
2358 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
2359 LIR_OpVisitState() { reset(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2360
a61af66fc99e Initial load
duke
parents:
diff changeset
2361 LIR_Op* op() const { return _op; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2362 void set_op(LIR_Op* op) { reset(); _op = op; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2363
a61af66fc99e Initial load
duke
parents:
diff changeset
2364 bool has_call() const { return _has_call; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2365 bool has_slow_case() const { return _has_slow_case; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2366
a61af66fc99e Initial load
duke
parents:
diff changeset
2367 void reset() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2368 _op = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 _has_call = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2370 _has_slow_case = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2371
a61af66fc99e Initial load
duke
parents:
diff changeset
2372 _oprs_len[inputMode] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2373 _oprs_len[tempMode] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2374 _oprs_len[outputMode] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2375 _info_len = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2376 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2377
a61af66fc99e Initial load
duke
parents:
diff changeset
2378
a61af66fc99e Initial load
duke
parents:
diff changeset
2379 int opr_count(OprMode mode) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2380 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2381 return _oprs_len[mode];
a61af66fc99e Initial load
duke
parents:
diff changeset
2382 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2383
a61af66fc99e Initial load
duke
parents:
diff changeset
2384 LIR_Opr opr_at(OprMode mode, int index) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2385 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2386 assert(index >= 0 && index < _oprs_len[mode], "index out of bound");
a61af66fc99e Initial load
duke
parents:
diff changeset
2387 return *_oprs_new[mode][index];
a61af66fc99e Initial load
duke
parents:
diff changeset
2388 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2389
a61af66fc99e Initial load
duke
parents:
diff changeset
2390 void set_opr_at(OprMode mode, int index, LIR_Opr opr) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2391 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2392 assert(index >= 0 && index < _oprs_len[mode], "index out of bound");
a61af66fc99e Initial load
duke
parents:
diff changeset
2393 *_oprs_new[mode][index] = opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
2394 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2395
a61af66fc99e Initial load
duke
parents:
diff changeset
2396 int info_count() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2397 return _info_len;
a61af66fc99e Initial load
duke
parents:
diff changeset
2398 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2399
a61af66fc99e Initial load
duke
parents:
diff changeset
2400 CodeEmitInfo* info_at(int index) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2401 assert(index < _info_len, "index out of bounds");
a61af66fc99e Initial load
duke
parents:
diff changeset
2402 return _info_new[index];
a61af66fc99e Initial load
duke
parents:
diff changeset
2403 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2404
a61af66fc99e Initial load
duke
parents:
diff changeset
2405 XHandlers* all_xhandler();
a61af66fc99e Initial load
duke
parents:
diff changeset
2406
a61af66fc99e Initial load
duke
parents:
diff changeset
2407 // collects all register operands of the instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2408 void visit(LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
2409
8721
47bc9800972c 8006498: #if <symbol> is wrong in the code.
jprovino
parents: 7468
diff changeset
2410 #ifdef ASSERT
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2411 // check that an operation has no operands
a61af66fc99e Initial load
duke
parents:
diff changeset
2412 bool no_operands(LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
2413 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2414
a61af66fc99e Initial load
duke
parents:
diff changeset
2415 // LIR_Op visitor functions use these to fill in the state
a61af66fc99e Initial load
duke
parents:
diff changeset
2416 void do_input(LIR_Opr& opr) { append(opr, LIR_OpVisitState::inputMode); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2417 void do_output(LIR_Opr& opr) { append(opr, LIR_OpVisitState::outputMode); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2418 void do_temp(LIR_Opr& opr) { append(opr, LIR_OpVisitState::tempMode); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2419 void do_info(CodeEmitInfo* info) { append(info); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2420
a61af66fc99e Initial load
duke
parents:
diff changeset
2421 void do_stub(CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
2422 void do_call() { _has_call = true; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2423 void do_slow_case() { _has_slow_case = true; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2424 void do_slow_case(CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2425 _has_slow_case = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2426 append(info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2427 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2428 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2429
a61af66fc99e Initial load
duke
parents:
diff changeset
2430
a61af66fc99e Initial load
duke
parents:
diff changeset
2431 inline LIR_Opr LIR_OprDesc::illegalOpr() { return LIR_OprFact::illegalOpr; };
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
2432
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
2433 #endif // SHARE_VM_C1_C1_LIR_HPP