Mercurial > hg > truffle
annotate src/cpu/x86/vm/assembler_x86.cpp @ 3326:6c978a541c03
7036267: c2/arm: mark version number as experimental and disable on unsupported platforms
Summary: Change call to Abstract_VM_Version::vm_info_string to VM_Version::vm_info_string so it cna be overridden by the arch specific VM_Version class
Reviewed-by: bobv, phh
author | dholmes |
---|---|
date | Wed, 04 May 2011 19:16:49 -0400 |
parents | 732454aaf5cb |
children | 2e038ad0c1d0 |
rev | line source |
---|---|
0 | 1 /* |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2 * Copyright (c) 1997, 2011, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1513
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1513
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1513
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #include "precompiled.hpp" |
26 #include "assembler_x86.inline.hpp" | |
27 #include "gc_interface/collectedHeap.inline.hpp" | |
28 #include "interpreter/interpreter.hpp" | |
29 #include "memory/cardTableModRefBS.hpp" | |
30 #include "memory/resourceArea.hpp" | |
31 #include "prims/methodHandles.hpp" | |
32 #include "runtime/biasedLocking.hpp" | |
33 #include "runtime/interfaceSupport.hpp" | |
34 #include "runtime/objectMonitor.hpp" | |
35 #include "runtime/os.hpp" | |
36 #include "runtime/sharedRuntime.hpp" | |
37 #include "runtime/stubRoutines.hpp" | |
38 #ifndef SERIALGC | |
39 #include "gc_implementation/g1/g1CollectedHeap.inline.hpp" | |
40 #include "gc_implementation/g1/g1SATBCardTableModRefBS.hpp" | |
41 #include "gc_implementation/g1/heapRegion.hpp" | |
42 #endif | |
0 | 43 |
44 // Implementation of AddressLiteral | |
45 | |
46 AddressLiteral::AddressLiteral(address target, relocInfo::relocType rtype) { | |
47 _is_lval = false; | |
48 _target = target; | |
49 switch (rtype) { | |
50 case relocInfo::oop_type: | |
51 // Oops are a special case. Normally they would be their own section | |
52 // but in cases like icBuffer they are literals in the code stream that | |
53 // we don't have a section for. We use none so that we get a literal address | |
54 // which is always patchable. | |
55 break; | |
56 case relocInfo::external_word_type: | |
57 _rspec = external_word_Relocation::spec(target); | |
58 break; | |
59 case relocInfo::internal_word_type: | |
60 _rspec = internal_word_Relocation::spec(target); | |
61 break; | |
62 case relocInfo::opt_virtual_call_type: | |
63 _rspec = opt_virtual_call_Relocation::spec(); | |
64 break; | |
65 case relocInfo::static_call_type: | |
66 _rspec = static_call_Relocation::spec(); | |
67 break; | |
68 case relocInfo::runtime_call_type: | |
69 _rspec = runtime_call_Relocation::spec(); | |
70 break; | |
71 case relocInfo::poll_type: | |
72 case relocInfo::poll_return_type: | |
73 _rspec = Relocation::spec_simple(rtype); | |
74 break; | |
75 case relocInfo::none: | |
76 break; | |
77 default: | |
78 ShouldNotReachHere(); | |
79 break; | |
80 } | |
81 } | |
82 | |
83 // Implementation of Address | |
84 | |
304 | 85 #ifdef _LP64 |
86 | |
0 | 87 Address Address::make_array(ArrayAddress adr) { |
88 // Not implementable on 64bit machines | |
89 // Should have been handled higher up the call chain. | |
90 ShouldNotReachHere(); | |
304 | 91 return Address(); |
92 } | |
93 | |
94 // exceedingly dangerous constructor | |
95 Address::Address(int disp, address loc, relocInfo::relocType rtype) { | |
96 _base = noreg; | |
97 _index = noreg; | |
98 _scale = no_scale; | |
99 _disp = disp; | |
100 switch (rtype) { | |
101 case relocInfo::external_word_type: | |
102 _rspec = external_word_Relocation::spec(loc); | |
103 break; | |
104 case relocInfo::internal_word_type: | |
105 _rspec = internal_word_Relocation::spec(loc); | |
106 break; | |
107 case relocInfo::runtime_call_type: | |
108 // HMM | |
109 _rspec = runtime_call_Relocation::spec(); | |
110 break; | |
111 case relocInfo::poll_type: | |
112 case relocInfo::poll_return_type: | |
113 _rspec = Relocation::spec_simple(rtype); | |
114 break; | |
115 case relocInfo::none: | |
116 break; | |
117 default: | |
118 ShouldNotReachHere(); | |
119 } | |
120 } | |
121 #else // LP64 | |
122 | |
123 Address Address::make_array(ArrayAddress adr) { | |
0 | 124 AddressLiteral base = adr.base(); |
125 Address index = adr.index(); | |
126 assert(index._disp == 0, "must not have disp"); // maybe it can? | |
127 Address array(index._base, index._index, index._scale, (intptr_t) base.target()); | |
128 array._rspec = base._rspec; | |
129 return array; | |
304 | 130 } |
0 | 131 |
132 // exceedingly dangerous constructor | |
133 Address::Address(address loc, RelocationHolder spec) { | |
134 _base = noreg; | |
135 _index = noreg; | |
136 _scale = no_scale; | |
137 _disp = (intptr_t) loc; | |
138 _rspec = spec; | |
139 } | |
304 | 140 |
0 | 141 #endif // _LP64 |
142 | |
304 | 143 |
144 | |
0 | 145 // Convert the raw encoding form into the form expected by the constructor for |
146 // Address. An index of 4 (rsp) corresponds to having no index, so convert | |
147 // that to noreg for the Address constructor. | |
624 | 148 Address Address::make_raw(int base, int index, int scale, int disp, bool disp_is_oop) { |
149 RelocationHolder rspec; | |
150 if (disp_is_oop) { | |
151 rspec = Relocation::spec_simple(relocInfo::oop_type); | |
152 } | |
0 | 153 bool valid_index = index != rsp->encoding(); |
154 if (valid_index) { | |
155 Address madr(as_Register(base), as_Register(index), (Address::ScaleFactor)scale, in_ByteSize(disp)); | |
624 | 156 madr._rspec = rspec; |
0 | 157 return madr; |
158 } else { | |
159 Address madr(as_Register(base), noreg, Address::no_scale, in_ByteSize(disp)); | |
624 | 160 madr._rspec = rspec; |
0 | 161 return madr; |
162 } | |
163 } | |
164 | |
165 // Implementation of Assembler | |
166 | |
167 int AbstractAssembler::code_fill_byte() { | |
168 return (u_char)'\xF4'; // hlt | |
169 } | |
170 | |
171 // make this go away someday | |
172 void Assembler::emit_data(jint data, relocInfo::relocType rtype, int format) { | |
173 if (rtype == relocInfo::none) | |
174 emit_long(data); | |
175 else emit_data(data, Relocation::spec_simple(rtype), format); | |
176 } | |
177 | |
178 void Assembler::emit_data(jint data, RelocationHolder const& rspec, int format) { | |
304 | 179 assert(imm_operand == 0, "default format must be immediate in this file"); |
0 | 180 assert(inst_mark() != NULL, "must be inside InstructionMark"); |
181 if (rspec.type() != relocInfo::none) { | |
182 #ifdef ASSERT | |
183 check_relocation(rspec, format); | |
184 #endif | |
185 // Do not use AbstractAssembler::relocate, which is not intended for | |
186 // embedded words. Instead, relocate to the enclosing instruction. | |
187 | |
188 // hack. call32 is too wide for mask so use disp32 | |
189 if (format == call32_operand) | |
190 code_section()->relocate(inst_mark(), rspec, disp32_operand); | |
191 else | |
192 code_section()->relocate(inst_mark(), rspec, format); | |
193 } | |
194 emit_long(data); | |
195 } | |
196 | |
304 | 197 static int encode(Register r) { |
198 int enc = r->encoding(); | |
199 if (enc >= 8) { | |
200 enc -= 8; | |
201 } | |
202 return enc; | |
203 } | |
204 | |
205 static int encode(XMMRegister r) { | |
206 int enc = r->encoding(); | |
207 if (enc >= 8) { | |
208 enc -= 8; | |
209 } | |
210 return enc; | |
211 } | |
0 | 212 |
213 void Assembler::emit_arith_b(int op1, int op2, Register dst, int imm8) { | |
214 assert(dst->has_byte_register(), "must have byte register"); | |
215 assert(isByte(op1) && isByte(op2), "wrong opcode"); | |
216 assert(isByte(imm8), "not a byte"); | |
217 assert((op1 & 0x01) == 0, "should be 8bit operation"); | |
218 emit_byte(op1); | |
304 | 219 emit_byte(op2 | encode(dst)); |
0 | 220 emit_byte(imm8); |
221 } | |
222 | |
223 | |
304 | 224 void Assembler::emit_arith(int op1, int op2, Register dst, int32_t imm32) { |
0 | 225 assert(isByte(op1) && isByte(op2), "wrong opcode"); |
226 assert((op1 & 0x01) == 1, "should be 32bit operation"); | |
227 assert((op1 & 0x02) == 0, "sign-extension bit should not be set"); | |
228 if (is8bit(imm32)) { | |
229 emit_byte(op1 | 0x02); // set sign bit | |
304 | 230 emit_byte(op2 | encode(dst)); |
0 | 231 emit_byte(imm32 & 0xFF); |
232 } else { | |
233 emit_byte(op1); | |
304 | 234 emit_byte(op2 | encode(dst)); |
0 | 235 emit_long(imm32); |
236 } | |
237 } | |
238 | |
239 // immediate-to-memory forms | |
304 | 240 void Assembler::emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32) { |
0 | 241 assert((op1 & 0x01) == 1, "should be 32bit operation"); |
242 assert((op1 & 0x02) == 0, "sign-extension bit should not be set"); | |
243 if (is8bit(imm32)) { | |
244 emit_byte(op1 | 0x02); // set sign bit | |
304 | 245 emit_operand(rm, adr, 1); |
0 | 246 emit_byte(imm32 & 0xFF); |
247 } else { | |
248 emit_byte(op1); | |
304 | 249 emit_operand(rm, adr, 4); |
0 | 250 emit_long(imm32); |
251 } | |
252 } | |
253 | |
254 void Assembler::emit_arith(int op1, int op2, Register dst, jobject obj) { | |
304 | 255 LP64_ONLY(ShouldNotReachHere()); |
0 | 256 assert(isByte(op1) && isByte(op2), "wrong opcode"); |
257 assert((op1 & 0x01) == 1, "should be 32bit operation"); | |
258 assert((op1 & 0x02) == 0, "sign-extension bit should not be set"); | |
259 InstructionMark im(this); | |
260 emit_byte(op1); | |
304 | 261 emit_byte(op2 | encode(dst)); |
262 emit_data((intptr_t)obj, relocInfo::oop_type, 0); | |
0 | 263 } |
264 | |
265 | |
266 void Assembler::emit_arith(int op1, int op2, Register dst, Register src) { | |
267 assert(isByte(op1) && isByte(op2), "wrong opcode"); | |
268 emit_byte(op1); | |
304 | 269 emit_byte(op2 | encode(dst) << 3 | encode(src)); |
270 } | |
271 | |
272 | |
273 void Assembler::emit_operand(Register reg, Register base, Register index, | |
274 Address::ScaleFactor scale, int disp, | |
275 RelocationHolder const& rspec, | |
276 int rip_relative_correction) { | |
0 | 277 relocInfo::relocType rtype = (relocInfo::relocType) rspec.type(); |
304 | 278 |
279 // Encode the registers as needed in the fields they are used in | |
280 | |
281 int regenc = encode(reg) << 3; | |
282 int indexenc = index->is_valid() ? encode(index) << 3 : 0; | |
283 int baseenc = base->is_valid() ? encode(base) : 0; | |
284 | |
0 | 285 if (base->is_valid()) { |
286 if (index->is_valid()) { | |
287 assert(scale != Address::no_scale, "inconsistent address"); | |
288 // [base + index*scale + disp] | |
304 | 289 if (disp == 0 && rtype == relocInfo::none && |
290 base != rbp LP64_ONLY(&& base != r13)) { | |
0 | 291 // [base + index*scale] |
292 // [00 reg 100][ss index base] | |
293 assert(index != rsp, "illegal addressing mode"); | |
304 | 294 emit_byte(0x04 | regenc); |
295 emit_byte(scale << 6 | indexenc | baseenc); | |
0 | 296 } else if (is8bit(disp) && rtype == relocInfo::none) { |
297 // [base + index*scale + imm8] | |
298 // [01 reg 100][ss index base] imm8 | |
299 assert(index != rsp, "illegal addressing mode"); | |
304 | 300 emit_byte(0x44 | regenc); |
301 emit_byte(scale << 6 | indexenc | baseenc); | |
0 | 302 emit_byte(disp & 0xFF); |
303 } else { | |
304 | 304 // [base + index*scale + disp32] |
305 // [10 reg 100][ss index base] disp32 | |
0 | 306 assert(index != rsp, "illegal addressing mode"); |
304 | 307 emit_byte(0x84 | regenc); |
308 emit_byte(scale << 6 | indexenc | baseenc); | |
0 | 309 emit_data(disp, rspec, disp32_operand); |
310 } | |
304 | 311 } else if (base == rsp LP64_ONLY(|| base == r12)) { |
312 // [rsp + disp] | |
0 | 313 if (disp == 0 && rtype == relocInfo::none) { |
304 | 314 // [rsp] |
0 | 315 // [00 reg 100][00 100 100] |
304 | 316 emit_byte(0x04 | regenc); |
0 | 317 emit_byte(0x24); |
318 } else if (is8bit(disp) && rtype == relocInfo::none) { | |
304 | 319 // [rsp + imm8] |
320 // [01 reg 100][00 100 100] disp8 | |
321 emit_byte(0x44 | regenc); | |
0 | 322 emit_byte(0x24); |
323 emit_byte(disp & 0xFF); | |
324 } else { | |
304 | 325 // [rsp + imm32] |
326 // [10 reg 100][00 100 100] disp32 | |
327 emit_byte(0x84 | regenc); | |
0 | 328 emit_byte(0x24); |
329 emit_data(disp, rspec, disp32_operand); | |
330 } | |
331 } else { | |
332 // [base + disp] | |
304 | 333 assert(base != rsp LP64_ONLY(&& base != r12), "illegal addressing mode"); |
334 if (disp == 0 && rtype == relocInfo::none && | |
335 base != rbp LP64_ONLY(&& base != r13)) { | |
0 | 336 // [base] |
337 // [00 reg base] | |
304 | 338 emit_byte(0x00 | regenc | baseenc); |
0 | 339 } else if (is8bit(disp) && rtype == relocInfo::none) { |
304 | 340 // [base + disp8] |
341 // [01 reg base] disp8 | |
342 emit_byte(0x40 | regenc | baseenc); | |
0 | 343 emit_byte(disp & 0xFF); |
344 } else { | |
304 | 345 // [base + disp32] |
346 // [10 reg base] disp32 | |
347 emit_byte(0x80 | regenc | baseenc); | |
0 | 348 emit_data(disp, rspec, disp32_operand); |
349 } | |
350 } | |
351 } else { | |
352 if (index->is_valid()) { | |
353 assert(scale != Address::no_scale, "inconsistent address"); | |
354 // [index*scale + disp] | |
304 | 355 // [00 reg 100][ss index 101] disp32 |
0 | 356 assert(index != rsp, "illegal addressing mode"); |
304 | 357 emit_byte(0x04 | regenc); |
358 emit_byte(scale << 6 | indexenc | 0x05); | |
0 | 359 emit_data(disp, rspec, disp32_operand); |
304 | 360 } else if (rtype != relocInfo::none ) { |
361 // [disp] (64bit) RIP-RELATIVE (32bit) abs | |
362 // [00 000 101] disp32 | |
363 | |
364 emit_byte(0x05 | regenc); | |
365 // Note that the RIP-rel. correction applies to the generated | |
366 // disp field, but _not_ to the target address in the rspec. | |
367 | |
368 // disp was created by converting the target address minus the pc | |
369 // at the start of the instruction. That needs more correction here. | |
370 // intptr_t disp = target - next_ip; | |
371 assert(inst_mark() != NULL, "must be inside InstructionMark"); | |
372 address next_ip = pc() + sizeof(int32_t) + rip_relative_correction; | |
373 int64_t adjusted = disp; | |
374 // Do rip-rel adjustment for 64bit | |
375 LP64_ONLY(adjusted -= (next_ip - inst_mark())); | |
376 assert(is_simm32(adjusted), | |
377 "must be 32bit offset (RIP relative address)"); | |
378 emit_data((int32_t) adjusted, rspec, disp32_operand); | |
379 | |
0 | 380 } else { |
304 | 381 // 32bit never did this, did everything as the rip-rel/disp code above |
382 // [disp] ABSOLUTE | |
383 // [00 reg 100][00 100 101] disp32 | |
384 emit_byte(0x04 | regenc); | |
385 emit_byte(0x25); | |
0 | 386 emit_data(disp, rspec, disp32_operand); |
387 } | |
388 } | |
389 } | |
390 | |
304 | 391 void Assembler::emit_operand(XMMRegister reg, Register base, Register index, |
392 Address::ScaleFactor scale, int disp, | |
393 RelocationHolder const& rspec) { | |
394 emit_operand((Register)reg, base, index, scale, disp, rspec); | |
395 } | |
396 | |
0 | 397 // Secret local extension to Assembler::WhichOperand: |
398 #define end_pc_operand (_WhichOperand_limit) | |
399 | |
400 address Assembler::locate_operand(address inst, WhichOperand which) { | |
401 // Decode the given instruction, and return the address of | |
402 // an embedded 32-bit operand word. | |
403 | |
404 // If "which" is disp32_operand, selects the displacement portion | |
405 // of an effective address specifier. | |
304 | 406 // If "which" is imm64_operand, selects the trailing immediate constant. |
0 | 407 // If "which" is call32_operand, selects the displacement of a call or jump. |
408 // Caller is responsible for ensuring that there is such an operand, | |
304 | 409 // and that it is 32/64 bits wide. |
0 | 410 |
411 // If "which" is end_pc_operand, find the end of the instruction. | |
412 | |
413 address ip = inst; | |
304 | 414 bool is_64bit = false; |
415 | |
416 debug_only(bool has_disp32 = false); | |
417 int tail_size = 0; // other random bytes (#32, #16, etc.) at end of insn | |
418 | |
419 again_after_prefix: | |
0 | 420 switch (0xFF & *ip++) { |
421 | |
422 // These convenience macros generate groups of "case" labels for the switch. | |
304 | 423 #define REP4(x) (x)+0: case (x)+1: case (x)+2: case (x)+3 |
424 #define REP8(x) (x)+0: case (x)+1: case (x)+2: case (x)+3: \ | |
0 | 425 case (x)+4: case (x)+5: case (x)+6: case (x)+7 |
304 | 426 #define REP16(x) REP8((x)+0): \ |
0 | 427 case REP8((x)+8) |
428 | |
429 case CS_segment: | |
430 case SS_segment: | |
431 case DS_segment: | |
432 case ES_segment: | |
433 case FS_segment: | |
434 case GS_segment: | |
304 | 435 // Seems dubious |
436 LP64_ONLY(assert(false, "shouldn't have that prefix")); | |
0 | 437 assert(ip == inst+1, "only one prefix allowed"); |
438 goto again_after_prefix; | |
439 | |
304 | 440 case 0x67: |
441 case REX: | |
442 case REX_B: | |
443 case REX_X: | |
444 case REX_XB: | |
445 case REX_R: | |
446 case REX_RB: | |
447 case REX_RX: | |
448 case REX_RXB: | |
449 NOT_LP64(assert(false, "64bit prefixes")); | |
450 goto again_after_prefix; | |
451 | |
452 case REX_W: | |
453 case REX_WB: | |
454 case REX_WX: | |
455 case REX_WXB: | |
456 case REX_WR: | |
457 case REX_WRB: | |
458 case REX_WRX: | |
459 case REX_WRXB: | |
460 NOT_LP64(assert(false, "64bit prefixes")); | |
461 is_64bit = true; | |
462 goto again_after_prefix; | |
463 | |
464 case 0xFF: // pushq a; decl a; incl a; call a; jmp a | |
0 | 465 case 0x88: // movb a, r |
466 case 0x89: // movl a, r | |
467 case 0x8A: // movb r, a | |
468 case 0x8B: // movl r, a | |
469 case 0x8F: // popl a | |
304 | 470 debug_only(has_disp32 = true); |
0 | 471 break; |
472 | |
304 | 473 case 0x68: // pushq #32 |
474 if (which == end_pc_operand) { | |
475 return ip + 4; | |
476 } | |
477 assert(which == imm_operand && !is_64bit, "pushl has no disp32 or 64bit immediate"); | |
0 | 478 return ip; // not produced by emit_operand |
479 | |
480 case 0x66: // movw ... (size prefix) | |
304 | 481 again_after_size_prefix2: |
0 | 482 switch (0xFF & *ip++) { |
304 | 483 case REX: |
484 case REX_B: | |
485 case REX_X: | |
486 case REX_XB: | |
487 case REX_R: | |
488 case REX_RB: | |
489 case REX_RX: | |
490 case REX_RXB: | |
491 case REX_W: | |
492 case REX_WB: | |
493 case REX_WX: | |
494 case REX_WXB: | |
495 case REX_WR: | |
496 case REX_WRB: | |
497 case REX_WRX: | |
498 case REX_WRXB: | |
499 NOT_LP64(assert(false, "64bit prefix found")); | |
500 goto again_after_size_prefix2; | |
0 | 501 case 0x8B: // movw r, a |
502 case 0x89: // movw a, r | |
304 | 503 debug_only(has_disp32 = true); |
0 | 504 break; |
505 case 0xC7: // movw a, #16 | |
304 | 506 debug_only(has_disp32 = true); |
0 | 507 tail_size = 2; // the imm16 |
508 break; | |
509 case 0x0F: // several SSE/SSE2 variants | |
510 ip--; // reparse the 0x0F | |
511 goto again_after_prefix; | |
512 default: | |
513 ShouldNotReachHere(); | |
514 } | |
515 break; | |
516 | |
304 | 517 case REP8(0xB8): // movl/q r, #32/#64(oop?) |
518 if (which == end_pc_operand) return ip + (is_64bit ? 8 : 4); | |
519 // these asserts are somewhat nonsensical | |
520 #ifndef _LP64 | |
521 assert(which == imm_operand || which == disp32_operand, ""); | |
522 #else | |
523 assert((which == call32_operand || which == imm_operand) && is_64bit || | |
524 which == narrow_oop_operand && !is_64bit, ""); | |
525 #endif // _LP64 | |
0 | 526 return ip; |
527 | |
528 case 0x69: // imul r, a, #32 | |
529 case 0xC7: // movl a, #32(oop?) | |
530 tail_size = 4; | |
304 | 531 debug_only(has_disp32 = true); // has both kinds of operands! |
0 | 532 break; |
533 | |
534 case 0x0F: // movx..., etc. | |
535 switch (0xFF & *ip++) { | |
536 case 0x12: // movlps | |
537 case 0x28: // movaps | |
538 case 0x2E: // ucomiss | |
539 case 0x2F: // comiss | |
540 case 0x54: // andps | |
541 case 0x55: // andnps | |
542 case 0x56: // orps | |
543 case 0x57: // xorps | |
544 case 0x6E: // movd | |
545 case 0x7E: // movd | |
546 case 0xAE: // ldmxcsr a | |
304 | 547 // 64bit side says it these have both operands but that doesn't |
548 // appear to be true | |
549 debug_only(has_disp32 = true); | |
0 | 550 break; |
551 | |
552 case 0xAD: // shrd r, a, %cl | |
553 case 0xAF: // imul r, a | |
304 | 554 case 0xBE: // movsbl r, a (movsxb) |
555 case 0xBF: // movswl r, a (movsxw) | |
556 case 0xB6: // movzbl r, a (movzxb) | |
557 case 0xB7: // movzwl r, a (movzxw) | |
0 | 558 case REP16(0x40): // cmovl cc, r, a |
559 case 0xB0: // cmpxchgb | |
560 case 0xB1: // cmpxchg | |
561 case 0xC1: // xaddl | |
562 case 0xC7: // cmpxchg8 | |
563 case REP16(0x90): // setcc a | |
304 | 564 debug_only(has_disp32 = true); |
0 | 565 // fall out of the switch to decode the address |
566 break; | |
304 | 567 |
0 | 568 case 0xAC: // shrd r, a, #8 |
304 | 569 debug_only(has_disp32 = true); |
0 | 570 tail_size = 1; // the imm8 |
571 break; | |
304 | 572 |
0 | 573 case REP16(0x80): // jcc rdisp32 |
574 if (which == end_pc_operand) return ip + 4; | |
304 | 575 assert(which == call32_operand, "jcc has no disp32 or imm"); |
0 | 576 return ip; |
577 default: | |
578 ShouldNotReachHere(); | |
579 } | |
580 break; | |
581 | |
582 case 0x81: // addl a, #32; addl r, #32 | |
583 // also: orl, adcl, sbbl, andl, subl, xorl, cmpl | |
304 | 584 // on 32bit in the case of cmpl, the imm might be an oop |
0 | 585 tail_size = 4; |
304 | 586 debug_only(has_disp32 = true); // has both kinds of operands! |
0 | 587 break; |
588 | |
589 case 0x83: // addl a, #8; addl r, #8 | |
590 // also: orl, adcl, sbbl, andl, subl, xorl, cmpl | |
304 | 591 debug_only(has_disp32 = true); // has both kinds of operands! |
0 | 592 tail_size = 1; |
593 break; | |
594 | |
595 case 0x9B: | |
596 switch (0xFF & *ip++) { | |
597 case 0xD9: // fnstcw a | |
304 | 598 debug_only(has_disp32 = true); |
0 | 599 break; |
600 default: | |
601 ShouldNotReachHere(); | |
602 } | |
603 break; | |
604 | |
605 case REP4(0x00): // addb a, r; addl a, r; addb r, a; addl r, a | |
606 case REP4(0x10): // adc... | |
607 case REP4(0x20): // and... | |
608 case REP4(0x30): // xor... | |
609 case REP4(0x08): // or... | |
610 case REP4(0x18): // sbb... | |
611 case REP4(0x28): // sub... | |
304 | 612 case 0xF7: // mull a |
613 case 0x8D: // lea r, a | |
614 case 0x87: // xchg r, a | |
0 | 615 case REP4(0x38): // cmp... |
304 | 616 case 0x85: // test r, a |
617 debug_only(has_disp32 = true); // has both kinds of operands! | |
0 | 618 break; |
619 | |
620 case 0xC1: // sal a, #8; sar a, #8; shl a, #8; shr a, #8 | |
621 case 0xC6: // movb a, #8 | |
622 case 0x80: // cmpb a, #8 | |
623 case 0x6B: // imul r, a, #8 | |
304 | 624 debug_only(has_disp32 = true); // has both kinds of operands! |
0 | 625 tail_size = 1; // the imm8 |
626 break; | |
627 | |
628 case 0xE8: // call rdisp32 | |
629 case 0xE9: // jmp rdisp32 | |
630 if (which == end_pc_operand) return ip + 4; | |
304 | 631 assert(which == call32_operand, "call has no disp32 or imm"); |
0 | 632 return ip; |
633 | |
634 case 0xD1: // sal a, 1; sar a, 1; shl a, 1; shr a, 1 | |
635 case 0xD3: // sal a, %cl; sar a, %cl; shl a, %cl; shr a, %cl | |
636 case 0xD9: // fld_s a; fst_s a; fstp_s a; fldcw a | |
637 case 0xDD: // fld_d a; fst_d a; fstp_d a | |
638 case 0xDB: // fild_s a; fistp_s a; fld_x a; fstp_x a | |
639 case 0xDF: // fild_d a; fistp_d a | |
640 case 0xD8: // fadd_s a; fsubr_s a; fmul_s a; fdivr_s a; fcomp_s a | |
641 case 0xDC: // fadd_d a; fsubr_d a; fmul_d a; fdivr_d a; fcomp_d a | |
642 case 0xDE: // faddp_d a; fsubrp_d a; fmulp_d a; fdivrp_d a; fcompp_d a | |
304 | 643 debug_only(has_disp32 = true); |
0 | 644 break; |
645 | |
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
646 case 0xF0: // Lock |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
647 assert(os::is_MP(), "only on MP"); |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
648 goto again_after_prefix; |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
649 |
0 | 650 case 0xF3: // For SSE |
651 case 0xF2: // For SSE2 | |
304 | 652 switch (0xFF & *ip++) { |
653 case REX: | |
654 case REX_B: | |
655 case REX_X: | |
656 case REX_XB: | |
657 case REX_R: | |
658 case REX_RB: | |
659 case REX_RX: | |
660 case REX_RXB: | |
661 case REX_W: | |
662 case REX_WB: | |
663 case REX_WX: | |
664 case REX_WXB: | |
665 case REX_WR: | |
666 case REX_WRB: | |
667 case REX_WRX: | |
668 case REX_WRXB: | |
669 NOT_LP64(assert(false, "found 64bit prefix")); | |
670 ip++; | |
671 default: | |
672 ip++; | |
673 } | |
674 debug_only(has_disp32 = true); // has both kinds of operands! | |
0 | 675 break; |
676 | |
677 default: | |
678 ShouldNotReachHere(); | |
679 | |
304 | 680 #undef REP8 |
681 #undef REP16 | |
0 | 682 } |
683 | |
684 assert(which != call32_operand, "instruction is not a call, jmp, or jcc"); | |
304 | 685 #ifdef _LP64 |
686 assert(which != imm_operand, "instruction is not a movq reg, imm64"); | |
687 #else | |
688 // assert(which != imm_operand || has_imm32, "instruction has no imm32 field"); | |
689 assert(which != imm_operand || has_disp32, "instruction has no imm32 field"); | |
690 #endif // LP64 | |
691 assert(which != disp32_operand || has_disp32, "instruction has no disp32 field"); | |
0 | 692 |
693 // parse the output of emit_operand | |
694 int op2 = 0xFF & *ip++; | |
695 int base = op2 & 0x07; | |
696 int op3 = -1; | |
697 const int b100 = 4; | |
698 const int b101 = 5; | |
699 if (base == b100 && (op2 >> 6) != 3) { | |
700 op3 = 0xFF & *ip++; | |
701 base = op3 & 0x07; // refetch the base | |
702 } | |
703 // now ip points at the disp (if any) | |
704 | |
705 switch (op2 >> 6) { | |
706 case 0: | |
707 // [00 reg 100][ss index base] | |
304 | 708 // [00 reg 100][00 100 esp] |
0 | 709 // [00 reg base] |
710 // [00 reg 100][ss index 101][disp32] | |
711 // [00 reg 101] [disp32] | |
712 | |
713 if (base == b101) { | |
714 if (which == disp32_operand) | |
715 return ip; // caller wants the disp32 | |
716 ip += 4; // skip the disp32 | |
717 } | |
718 break; | |
719 | |
720 case 1: | |
721 // [01 reg 100][ss index base][disp8] | |
304 | 722 // [01 reg 100][00 100 esp][disp8] |
0 | 723 // [01 reg base] [disp8] |
724 ip += 1; // skip the disp8 | |
725 break; | |
726 | |
727 case 2: | |
728 // [10 reg 100][ss index base][disp32] | |
304 | 729 // [10 reg 100][00 100 esp][disp32] |
0 | 730 // [10 reg base] [disp32] |
731 if (which == disp32_operand) | |
732 return ip; // caller wants the disp32 | |
733 ip += 4; // skip the disp32 | |
734 break; | |
735 | |
736 case 3: | |
737 // [11 reg base] (not a memory addressing mode) | |
738 break; | |
739 } | |
740 | |
741 if (which == end_pc_operand) { | |
742 return ip + tail_size; | |
743 } | |
744 | |
304 | 745 #ifdef _LP64 |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
746 assert(which == narrow_oop_operand && !is_64bit, "instruction is not a movl adr, imm32"); |
304 | 747 #else |
748 assert(which == imm_operand, "instruction has only an imm field"); | |
749 #endif // LP64 | |
0 | 750 return ip; |
751 } | |
752 | |
753 address Assembler::locate_next_instruction(address inst) { | |
754 // Secretly share code with locate_operand: | |
755 return locate_operand(inst, end_pc_operand); | |
756 } | |
757 | |
758 | |
759 #ifdef ASSERT | |
760 void Assembler::check_relocation(RelocationHolder const& rspec, int format) { | |
761 address inst = inst_mark(); | |
762 assert(inst != NULL && inst < pc(), "must point to beginning of instruction"); | |
763 address opnd; | |
764 | |
765 Relocation* r = rspec.reloc(); | |
766 if (r->type() == relocInfo::none) { | |
767 return; | |
768 } else if (r->is_call() || format == call32_operand) { | |
769 // assert(format == imm32_operand, "cannot specify a nonzero format"); | |
770 opnd = locate_operand(inst, call32_operand); | |
771 } else if (r->is_data()) { | |
304 | 772 assert(format == imm_operand || format == disp32_operand |
773 LP64_ONLY(|| format == narrow_oop_operand), "format ok"); | |
0 | 774 opnd = locate_operand(inst, (WhichOperand)format); |
775 } else { | |
304 | 776 assert(format == imm_operand, "cannot specify a format"); |
0 | 777 return; |
778 } | |
779 assert(opnd == pc(), "must put operand where relocs can find it"); | |
780 } | |
304 | 781 #endif // ASSERT |
782 | |
783 void Assembler::emit_operand32(Register reg, Address adr) { | |
784 assert(reg->encoding() < 8, "no extended registers"); | |
785 assert(!adr.base_needs_rex() && !adr.index_needs_rex(), "no extended registers"); | |
786 emit_operand(reg, adr._base, adr._index, adr._scale, adr._disp, | |
787 adr._rspec); | |
788 } | |
789 | |
790 void Assembler::emit_operand(Register reg, Address adr, | |
791 int rip_relative_correction) { | |
792 emit_operand(reg, adr._base, adr._index, adr._scale, adr._disp, | |
793 adr._rspec, | |
794 rip_relative_correction); | |
795 } | |
796 | |
797 void Assembler::emit_operand(XMMRegister reg, Address adr) { | |
798 emit_operand(reg, adr._base, adr._index, adr._scale, adr._disp, | |
799 adr._rspec); | |
800 } | |
801 | |
802 // MMX operations | |
803 void Assembler::emit_operand(MMXRegister reg, Address adr) { | |
804 assert(!adr.base_needs_rex() && !adr.index_needs_rex(), "no extended registers"); | |
805 emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec); | |
806 } | |
807 | |
808 // work around gcc (3.2.1-7a) bug | |
809 void Assembler::emit_operand(Address adr, MMXRegister reg) { | |
810 assert(!adr.base_needs_rex() && !adr.index_needs_rex(), "no extended registers"); | |
811 emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec); | |
0 | 812 } |
813 | |
814 | |
815 void Assembler::emit_farith(int b1, int b2, int i) { | |
816 assert(isByte(b1) && isByte(b2), "wrong opcode"); | |
817 assert(0 <= i && i < 8, "illegal stack offset"); | |
818 emit_byte(b1); | |
819 emit_byte(b2 + i); | |
820 } | |
821 | |
822 | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
823 // Now the Assembler instructions (identical for 32/64 bits) |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
824 |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
825 void Assembler::adcl(Address dst, int32_t imm32) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
826 InstructionMark im(this); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
827 prefix(dst); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
828 emit_arith_operand(0x81, rdx, dst, imm32); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
829 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
830 |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
831 void Assembler::adcl(Address dst, Register src) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
832 InstructionMark im(this); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
833 prefix(dst, src); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
834 emit_byte(0x11); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
835 emit_operand(src, dst); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
836 } |
304 | 837 |
838 void Assembler::adcl(Register dst, int32_t imm32) { | |
839 prefix(dst); | |
0 | 840 emit_arith(0x81, 0xD0, dst, imm32); |
841 } | |
842 | |
843 void Assembler::adcl(Register dst, Address src) { | |
844 InstructionMark im(this); | |
304 | 845 prefix(src, dst); |
0 | 846 emit_byte(0x13); |
847 emit_operand(dst, src); | |
848 } | |
849 | |
850 void Assembler::adcl(Register dst, Register src) { | |
304 | 851 (void) prefix_and_encode(dst->encoding(), src->encoding()); |
0 | 852 emit_arith(0x13, 0xC0, dst, src); |
853 } | |
854 | |
304 | 855 void Assembler::addl(Address dst, int32_t imm32) { |
856 InstructionMark im(this); | |
857 prefix(dst); | |
858 emit_arith_operand(0x81, rax, dst, imm32); | |
859 } | |
0 | 860 |
861 void Assembler::addl(Address dst, Register src) { | |
862 InstructionMark im(this); | |
304 | 863 prefix(dst, src); |
0 | 864 emit_byte(0x01); |
865 emit_operand(src, dst); | |
866 } | |
867 | |
304 | 868 void Assembler::addl(Register dst, int32_t imm32) { |
869 prefix(dst); | |
0 | 870 emit_arith(0x81, 0xC0, dst, imm32); |
871 } | |
872 | |
873 void Assembler::addl(Register dst, Address src) { | |
874 InstructionMark im(this); | |
304 | 875 prefix(src, dst); |
0 | 876 emit_byte(0x03); |
877 emit_operand(dst, src); | |
878 } | |
879 | |
880 void Assembler::addl(Register dst, Register src) { | |
304 | 881 (void) prefix_and_encode(dst->encoding(), src->encoding()); |
0 | 882 emit_arith(0x03, 0xC0, dst, src); |
883 } | |
884 | |
885 void Assembler::addr_nop_4() { | |
886 // 4 bytes: NOP DWORD PTR [EAX+0] | |
887 emit_byte(0x0F); | |
888 emit_byte(0x1F); | |
889 emit_byte(0x40); // emit_rm(cbuf, 0x1, EAX_enc, EAX_enc); | |
890 emit_byte(0); // 8-bits offset (1 byte) | |
891 } | |
892 | |
893 void Assembler::addr_nop_5() { | |
894 // 5 bytes: NOP DWORD PTR [EAX+EAX*0+0] 8-bits offset | |
895 emit_byte(0x0F); | |
896 emit_byte(0x1F); | |
897 emit_byte(0x44); // emit_rm(cbuf, 0x1, EAX_enc, 0x4); | |
898 emit_byte(0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc); | |
899 emit_byte(0); // 8-bits offset (1 byte) | |
900 } | |
901 | |
902 void Assembler::addr_nop_7() { | |
903 // 7 bytes: NOP DWORD PTR [EAX+0] 32-bits offset | |
904 emit_byte(0x0F); | |
905 emit_byte(0x1F); | |
906 emit_byte(0x80); // emit_rm(cbuf, 0x2, EAX_enc, EAX_enc); | |
907 emit_long(0); // 32-bits offset (4 bytes) | |
908 } | |
909 | |
910 void Assembler::addr_nop_8() { | |
911 // 8 bytes: NOP DWORD PTR [EAX+EAX*0+0] 32-bits offset | |
912 emit_byte(0x0F); | |
913 emit_byte(0x1F); | |
914 emit_byte(0x84); // emit_rm(cbuf, 0x2, EAX_enc, 0x4); | |
915 emit_byte(0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc); | |
916 emit_long(0); // 32-bits offset (4 bytes) | |
917 } | |
918 | |
304 | 919 void Assembler::addsd(XMMRegister dst, XMMRegister src) { |
920 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
921 emit_byte(0xF2); | |
922 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
923 emit_byte(0x0F); | |
924 emit_byte(0x58); | |
925 emit_byte(0xC0 | encode); | |
926 } | |
927 | |
928 void Assembler::addsd(XMMRegister dst, Address src) { | |
929 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
930 InstructionMark im(this); | |
931 emit_byte(0xF2); | |
932 prefix(src, dst); | |
933 emit_byte(0x0F); | |
934 emit_byte(0x58); | |
935 emit_operand(dst, src); | |
936 } | |
937 | |
938 void Assembler::addss(XMMRegister dst, XMMRegister src) { | |
939 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
940 emit_byte(0xF3); | |
941 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
942 emit_byte(0x0F); | |
943 emit_byte(0x58); | |
944 emit_byte(0xC0 | encode); | |
945 } | |
946 | |
947 void Assembler::addss(XMMRegister dst, Address src) { | |
948 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
949 InstructionMark im(this); | |
950 emit_byte(0xF3); | |
951 prefix(src, dst); | |
952 emit_byte(0x0F); | |
953 emit_byte(0x58); | |
954 emit_operand(dst, src); | |
955 } | |
956 | |
957 void Assembler::andl(Register dst, int32_t imm32) { | |
958 prefix(dst); | |
959 emit_arith(0x81, 0xE0, dst, imm32); | |
960 } | |
961 | |
962 void Assembler::andl(Register dst, Address src) { | |
963 InstructionMark im(this); | |
964 prefix(src, dst); | |
965 emit_byte(0x23); | |
966 emit_operand(dst, src); | |
967 } | |
968 | |
969 void Assembler::andl(Register dst, Register src) { | |
970 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
971 emit_arith(0x23, 0xC0, dst, src); | |
972 } | |
973 | |
974 void Assembler::andpd(XMMRegister dst, Address src) { | |
975 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
976 InstructionMark im(this); | |
977 emit_byte(0x66); | |
978 prefix(src, dst); | |
979 emit_byte(0x0F); | |
980 emit_byte(0x54); | |
981 emit_operand(dst, src); | |
982 } | |
983 | |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
984 void Assembler::bsfl(Register dst, Register src) { |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
985 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
986 emit_byte(0x0F); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
987 emit_byte(0xBC); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
988 emit_byte(0xC0 | encode); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
989 } |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
990 |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
991 void Assembler::bsrl(Register dst, Register src) { |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
992 assert(!VM_Version::supports_lzcnt(), "encoding is treated as LZCNT"); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
993 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
994 emit_byte(0x0F); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
995 emit_byte(0xBD); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
996 emit_byte(0xC0 | encode); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
997 } |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
998 |
304 | 999 void Assembler::bswapl(Register reg) { // bswap |
1000 int encode = prefix_and_encode(reg->encoding()); | |
1001 emit_byte(0x0F); | |
1002 emit_byte(0xC8 | encode); | |
1003 } | |
1004 | |
1005 void Assembler::call(Label& L, relocInfo::relocType rtype) { | |
1006 // suspect disp32 is always good | |
1007 int operand = LP64_ONLY(disp32_operand) NOT_LP64(imm_operand); | |
1008 | |
1009 if (L.is_bound()) { | |
1010 const int long_size = 5; | |
1011 int offs = (int)( target(L) - pc() ); | |
1012 assert(offs <= 0, "assembler error"); | |
1013 InstructionMark im(this); | |
1014 // 1110 1000 #32-bit disp | |
1015 emit_byte(0xE8); | |
1016 emit_data(offs - long_size, rtype, operand); | |
1017 } else { | |
1018 InstructionMark im(this); | |
1019 // 1110 1000 #32-bit disp | |
1020 L.add_patch_at(code(), locator()); | |
1021 | |
1022 emit_byte(0xE8); | |
1023 emit_data(int(0), rtype, operand); | |
1024 } | |
1025 } | |
1026 | |
1027 void Assembler::call(Register dst) { | |
1028 // This was originally using a 32bit register encoding | |
1029 // and surely we want 64bit! | |
1030 // this is a 32bit encoding but in 64bit mode the default | |
1031 // operand size is 64bit so there is no need for the | |
1032 // wide prefix. So prefix only happens if we use the | |
1033 // new registers. Much like push/pop. | |
1034 int x = offset(); | |
1035 // this may be true but dbx disassembles it as if it | |
1036 // were 32bits... | |
1037 // int encode = prefix_and_encode(dst->encoding()); | |
1038 // if (offset() != x) assert(dst->encoding() >= 8, "what?"); | |
1039 int encode = prefixq_and_encode(dst->encoding()); | |
1040 | |
1041 emit_byte(0xFF); | |
1042 emit_byte(0xD0 | encode); | |
1043 } | |
1044 | |
1045 | |
1046 void Assembler::call(Address adr) { | |
1047 InstructionMark im(this); | |
1048 prefix(adr); | |
1049 emit_byte(0xFF); | |
1050 emit_operand(rdx, adr); | |
1051 } | |
1052 | |
1053 void Assembler::call_literal(address entry, RelocationHolder const& rspec) { | |
1054 assert(entry != NULL, "call most probably wrong"); | |
1055 InstructionMark im(this); | |
1056 emit_byte(0xE8); | |
1057 intptr_t disp = entry - (_code_pos + sizeof(int32_t)); | |
1058 assert(is_simm32(disp), "must be 32bit offset (call2)"); | |
1059 // Technically, should use call32_operand, but this format is | |
1060 // implied by the fact that we're emitting a call instruction. | |
1061 | |
1062 int operand = LP64_ONLY(disp32_operand) NOT_LP64(call32_operand); | |
1063 emit_data((int) disp, rspec, operand); | |
1064 } | |
1065 | |
1066 void Assembler::cdql() { | |
1067 emit_byte(0x99); | |
1068 } | |
1069 | |
1070 void Assembler::cmovl(Condition cc, Register dst, Register src) { | |
1071 NOT_LP64(guarantee(VM_Version::supports_cmov(), "illegal instruction")); | |
1072 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1073 emit_byte(0x0F); | |
1074 emit_byte(0x40 | cc); | |
1075 emit_byte(0xC0 | encode); | |
1076 } | |
1077 | |
1078 | |
1079 void Assembler::cmovl(Condition cc, Register dst, Address src) { | |
1080 NOT_LP64(guarantee(VM_Version::supports_cmov(), "illegal instruction")); | |
1081 prefix(src, dst); | |
1082 emit_byte(0x0F); | |
1083 emit_byte(0x40 | cc); | |
1084 emit_operand(dst, src); | |
1085 } | |
1086 | |
1087 void Assembler::cmpb(Address dst, int imm8) { | |
1088 InstructionMark im(this); | |
1089 prefix(dst); | |
1090 emit_byte(0x80); | |
1091 emit_operand(rdi, dst, 1); | |
1092 emit_byte(imm8); | |
1093 } | |
1094 | |
1095 void Assembler::cmpl(Address dst, int32_t imm32) { | |
1096 InstructionMark im(this); | |
1097 prefix(dst); | |
1098 emit_byte(0x81); | |
1099 emit_operand(rdi, dst, 4); | |
1100 emit_long(imm32); | |
1101 } | |
1102 | |
1103 void Assembler::cmpl(Register dst, int32_t imm32) { | |
1104 prefix(dst); | |
1105 emit_arith(0x81, 0xF8, dst, imm32); | |
1106 } | |
1107 | |
1108 void Assembler::cmpl(Register dst, Register src) { | |
1109 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
1110 emit_arith(0x3B, 0xC0, dst, src); | |
1111 } | |
1112 | |
1113 | |
1114 void Assembler::cmpl(Register dst, Address src) { | |
1115 InstructionMark im(this); | |
1116 prefix(src, dst); | |
1117 emit_byte(0x3B); | |
1118 emit_operand(dst, src); | |
1119 } | |
1120 | |
1121 void Assembler::cmpw(Address dst, int imm16) { | |
1122 InstructionMark im(this); | |
1123 assert(!dst.base_needs_rex() && !dst.index_needs_rex(), "no extended registers"); | |
1124 emit_byte(0x66); | |
1125 emit_byte(0x81); | |
1126 emit_operand(rdi, dst, 2); | |
1127 emit_word(imm16); | |
1128 } | |
1129 | |
1130 // The 32-bit cmpxchg compares the value at adr with the contents of rax, | |
1131 // and stores reg into adr if so; otherwise, the value at adr is loaded into rax,. | |
1132 // The ZF is set if the compared values were equal, and cleared otherwise. | |
1133 void Assembler::cmpxchgl(Register reg, Address adr) { // cmpxchg | |
1134 if (Atomics & 2) { | |
1135 // caveat: no instructionmark, so this isn't relocatable. | |
1136 // Emit a synthetic, non-atomic, CAS equivalent. | |
1137 // Beware. The synthetic form sets all ICCs, not just ZF. | |
1138 // cmpxchg r,[m] is equivalent to rax, = CAS (m, rax, r) | |
1139 cmpl(rax, adr); | |
1140 movl(rax, adr); | |
1141 if (reg != rax) { | |
1142 Label L ; | |
1143 jcc(Assembler::notEqual, L); | |
1144 movl(adr, reg); | |
1145 bind(L); | |
1146 } | |
1147 } else { | |
1148 InstructionMark im(this); | |
1149 prefix(adr, reg); | |
1150 emit_byte(0x0F); | |
1151 emit_byte(0xB1); | |
1152 emit_operand(reg, adr); | |
1153 } | |
1154 } | |
1155 | |
1156 void Assembler::comisd(XMMRegister dst, Address src) { | |
1157 // NOTE: dbx seems to decode this as comiss even though the | |
1158 // 0x66 is there. Strangly ucomisd comes out correct | |
1159 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1160 emit_byte(0x66); | |
1161 comiss(dst, src); | |
1162 } | |
1163 | |
1164 void Assembler::comiss(XMMRegister dst, Address src) { | |
1165 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1166 | |
1167 InstructionMark im(this); | |
1168 prefix(src, dst); | |
1169 emit_byte(0x0F); | |
1170 emit_byte(0x2F); | |
1171 emit_operand(dst, src); | |
1172 } | |
1173 | |
1174 void Assembler::cvtdq2pd(XMMRegister dst, XMMRegister src) { | |
1175 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1176 emit_byte(0xF3); | |
1177 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1178 emit_byte(0x0F); | |
1179 emit_byte(0xE6); | |
1180 emit_byte(0xC0 | encode); | |
1181 } | |
1182 | |
1183 void Assembler::cvtdq2ps(XMMRegister dst, XMMRegister src) { | |
1184 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1185 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1186 emit_byte(0x0F); | |
1187 emit_byte(0x5B); | |
1188 emit_byte(0xC0 | encode); | |
1189 } | |
1190 | |
1191 void Assembler::cvtsd2ss(XMMRegister dst, XMMRegister src) { | |
1192 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1193 emit_byte(0xF2); | |
1194 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1195 emit_byte(0x0F); | |
1196 emit_byte(0x5A); | |
1197 emit_byte(0xC0 | encode); | |
1198 } | |
1199 | |
1200 void Assembler::cvtsi2sdl(XMMRegister dst, Register src) { | |
1201 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1202 emit_byte(0xF2); | |
1203 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1204 emit_byte(0x0F); | |
1205 emit_byte(0x2A); | |
1206 emit_byte(0xC0 | encode); | |
1207 } | |
1208 | |
1209 void Assembler::cvtsi2ssl(XMMRegister dst, Register src) { | |
1210 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1211 emit_byte(0xF3); | |
1212 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1213 emit_byte(0x0F); | |
1214 emit_byte(0x2A); | |
1215 emit_byte(0xC0 | encode); | |
1216 } | |
1217 | |
1218 void Assembler::cvtss2sd(XMMRegister dst, XMMRegister src) { | |
1219 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1220 emit_byte(0xF3); | |
1221 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1222 emit_byte(0x0F); | |
1223 emit_byte(0x5A); | |
1224 emit_byte(0xC0 | encode); | |
1225 } | |
1226 | |
1227 void Assembler::cvttsd2sil(Register dst, XMMRegister src) { | |
1228 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1229 emit_byte(0xF2); | |
1230 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1231 emit_byte(0x0F); | |
1232 emit_byte(0x2C); | |
1233 emit_byte(0xC0 | encode); | |
1234 } | |
1235 | |
1236 void Assembler::cvttss2sil(Register dst, XMMRegister src) { | |
1237 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1238 emit_byte(0xF3); | |
1239 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1240 emit_byte(0x0F); | |
1241 emit_byte(0x2C); | |
1242 emit_byte(0xC0 | encode); | |
1243 } | |
1244 | |
1245 void Assembler::decl(Address dst) { | |
1246 // Don't use it directly. Use MacroAssembler::decrement() instead. | |
1247 InstructionMark im(this); | |
1248 prefix(dst); | |
1249 emit_byte(0xFF); | |
1250 emit_operand(rcx, dst); | |
1251 } | |
1252 | |
1253 void Assembler::divsd(XMMRegister dst, Address src) { | |
1254 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1255 InstructionMark im(this); | |
1256 emit_byte(0xF2); | |
1257 prefix(src, dst); | |
1258 emit_byte(0x0F); | |
1259 emit_byte(0x5E); | |
1260 emit_operand(dst, src); | |
1261 } | |
1262 | |
1263 void Assembler::divsd(XMMRegister dst, XMMRegister src) { | |
1264 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1265 emit_byte(0xF2); | |
1266 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1267 emit_byte(0x0F); | |
1268 emit_byte(0x5E); | |
1269 emit_byte(0xC0 | encode); | |
1270 } | |
1271 | |
1272 void Assembler::divss(XMMRegister dst, Address src) { | |
1273 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1274 InstructionMark im(this); | |
1275 emit_byte(0xF3); | |
1276 prefix(src, dst); | |
1277 emit_byte(0x0F); | |
1278 emit_byte(0x5E); | |
1279 emit_operand(dst, src); | |
1280 } | |
1281 | |
1282 void Assembler::divss(XMMRegister dst, XMMRegister src) { | |
1283 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1284 emit_byte(0xF3); | |
1285 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1286 emit_byte(0x0F); | |
1287 emit_byte(0x5E); | |
1288 emit_byte(0xC0 | encode); | |
1289 } | |
1290 | |
1291 void Assembler::emms() { | |
1292 NOT_LP64(assert(VM_Version::supports_mmx(), "")); | |
1293 emit_byte(0x0F); | |
1294 emit_byte(0x77); | |
1295 } | |
1296 | |
1297 void Assembler::hlt() { | |
1298 emit_byte(0xF4); | |
1299 } | |
1300 | |
1301 void Assembler::idivl(Register src) { | |
1302 int encode = prefix_and_encode(src->encoding()); | |
1303 emit_byte(0xF7); | |
1304 emit_byte(0xF8 | encode); | |
1305 } | |
1306 | |
1920 | 1307 void Assembler::divl(Register src) { // Unsigned |
1308 int encode = prefix_and_encode(src->encoding()); | |
1309 emit_byte(0xF7); | |
1310 emit_byte(0xF0 | encode); | |
1311 } | |
1312 | |
304 | 1313 void Assembler::imull(Register dst, Register src) { |
1314 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1315 emit_byte(0x0F); | |
1316 emit_byte(0xAF); | |
1317 emit_byte(0xC0 | encode); | |
1318 } | |
1319 | |
1320 | |
1321 void Assembler::imull(Register dst, Register src, int value) { | |
1322 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1323 if (is8bit(value)) { | |
1324 emit_byte(0x6B); | |
1325 emit_byte(0xC0 | encode); | |
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1846
diff
changeset
|
1326 emit_byte(value & 0xFF); |
304 | 1327 } else { |
1328 emit_byte(0x69); | |
1329 emit_byte(0xC0 | encode); | |
1330 emit_long(value); | |
1331 } | |
1332 } | |
1333 | |
1334 void Assembler::incl(Address dst) { | |
1335 // Don't use it directly. Use MacroAssembler::increment() instead. | |
1336 InstructionMark im(this); | |
1337 prefix(dst); | |
1338 emit_byte(0xFF); | |
1339 emit_operand(rax, dst); | |
1340 } | |
1341 | |
1342 void Assembler::jcc(Condition cc, Label& L, relocInfo::relocType rtype) { | |
1343 InstructionMark im(this); | |
1344 relocate(rtype); | |
1345 assert((0 <= cc) && (cc < 16), "illegal cc"); | |
1346 if (L.is_bound()) { | |
1347 address dst = target(L); | |
1348 assert(dst != NULL, "jcc most probably wrong"); | |
1349 | |
1350 const int short_size = 2; | |
1351 const int long_size = 6; | |
1352 intptr_t offs = (intptr_t)dst - (intptr_t)_code_pos; | |
1353 if (rtype == relocInfo::none && is8bit(offs - short_size)) { | |
1354 // 0111 tttn #8-bit disp | |
1355 emit_byte(0x70 | cc); | |
1356 emit_byte((offs - short_size) & 0xFF); | |
1357 } else { | |
1358 // 0000 1111 1000 tttn #32-bit disp | |
1359 assert(is_simm32(offs - long_size), | |
1360 "must be 32bit offset (call4)"); | |
1361 emit_byte(0x0F); | |
1362 emit_byte(0x80 | cc); | |
1363 emit_long(offs - long_size); | |
1364 } | |
1365 } else { | |
1366 // Note: could eliminate cond. jumps to this jump if condition | |
1367 // is the same however, seems to be rather unlikely case. | |
1368 // Note: use jccb() if label to be bound is very close to get | |
1369 // an 8-bit displacement | |
1370 L.add_patch_at(code(), locator()); | |
1371 emit_byte(0x0F); | |
1372 emit_byte(0x80 | cc); | |
1373 emit_long(0); | |
1374 } | |
1375 } | |
1376 | |
1377 void Assembler::jccb(Condition cc, Label& L) { | |
1378 if (L.is_bound()) { | |
1379 const int short_size = 2; | |
1380 address entry = target(L); | |
1381 assert(is8bit((intptr_t)entry - ((intptr_t)_code_pos + short_size)), | |
1382 "Dispacement too large for a short jmp"); | |
1383 intptr_t offs = (intptr_t)entry - (intptr_t)_code_pos; | |
1384 // 0111 tttn #8-bit disp | |
1385 emit_byte(0x70 | cc); | |
1386 emit_byte((offs - short_size) & 0xFF); | |
1387 } else { | |
1388 InstructionMark im(this); | |
1389 L.add_patch_at(code(), locator()); | |
1390 emit_byte(0x70 | cc); | |
1391 emit_byte(0); | |
1392 } | |
1393 } | |
1394 | |
1395 void Assembler::jmp(Address adr) { | |
1396 InstructionMark im(this); | |
1397 prefix(adr); | |
1398 emit_byte(0xFF); | |
1399 emit_operand(rsp, adr); | |
1400 } | |
1401 | |
1402 void Assembler::jmp(Label& L, relocInfo::relocType rtype) { | |
1403 if (L.is_bound()) { | |
1404 address entry = target(L); | |
1405 assert(entry != NULL, "jmp most probably wrong"); | |
1406 InstructionMark im(this); | |
1407 const int short_size = 2; | |
1408 const int long_size = 5; | |
1409 intptr_t offs = entry - _code_pos; | |
1410 if (rtype == relocInfo::none && is8bit(offs - short_size)) { | |
1411 emit_byte(0xEB); | |
1412 emit_byte((offs - short_size) & 0xFF); | |
1413 } else { | |
1414 emit_byte(0xE9); | |
1415 emit_long(offs - long_size); | |
1416 } | |
1417 } else { | |
1418 // By default, forward jumps are always 32-bit displacements, since | |
1419 // we can't yet know where the label will be bound. If you're sure that | |
1420 // the forward jump will not run beyond 256 bytes, use jmpb to | |
1421 // force an 8-bit displacement. | |
1422 InstructionMark im(this); | |
1423 relocate(rtype); | |
1424 L.add_patch_at(code(), locator()); | |
1425 emit_byte(0xE9); | |
1426 emit_long(0); | |
1427 } | |
1428 } | |
1429 | |
1430 void Assembler::jmp(Register entry) { | |
1431 int encode = prefix_and_encode(entry->encoding()); | |
1432 emit_byte(0xFF); | |
1433 emit_byte(0xE0 | encode); | |
1434 } | |
1435 | |
1436 void Assembler::jmp_literal(address dest, RelocationHolder const& rspec) { | |
1437 InstructionMark im(this); | |
1438 emit_byte(0xE9); | |
1439 assert(dest != NULL, "must have a target"); | |
1440 intptr_t disp = dest - (_code_pos + sizeof(int32_t)); | |
1441 assert(is_simm32(disp), "must be 32bit offset (jmp)"); | |
1442 emit_data(disp, rspec.reloc(), call32_operand); | |
1443 } | |
1444 | |
1445 void Assembler::jmpb(Label& L) { | |
1446 if (L.is_bound()) { | |
1447 const int short_size = 2; | |
1448 address entry = target(L); | |
1449 assert(is8bit((entry - _code_pos) + short_size), | |
1450 "Dispacement too large for a short jmp"); | |
1451 assert(entry != NULL, "jmp most probably wrong"); | |
1452 intptr_t offs = entry - _code_pos; | |
1453 emit_byte(0xEB); | |
1454 emit_byte((offs - short_size) & 0xFF); | |
1455 } else { | |
1456 InstructionMark im(this); | |
1457 L.add_patch_at(code(), locator()); | |
1458 emit_byte(0xEB); | |
1459 emit_byte(0); | |
1460 } | |
1461 } | |
1462 | |
1463 void Assembler::ldmxcsr( Address src) { | |
1464 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1465 InstructionMark im(this); | |
1466 prefix(src); | |
1467 emit_byte(0x0F); | |
1468 emit_byte(0xAE); | |
1469 emit_operand(as_Register(2), src); | |
1470 } | |
1471 | |
1472 void Assembler::leal(Register dst, Address src) { | |
1473 InstructionMark im(this); | |
1474 #ifdef _LP64 | |
1475 emit_byte(0x67); // addr32 | |
1476 prefix(src, dst); | |
1477 #endif // LP64 | |
1478 emit_byte(0x8D); | |
1479 emit_operand(dst, src); | |
1480 } | |
1481 | |
1482 void Assembler::lock() { | |
1483 if (Atomics & 1) { | |
1484 // Emit either nothing, a NOP, or a NOP: prefix | |
1485 emit_byte(0x90) ; | |
1486 } else { | |
1487 emit_byte(0xF0); | |
1488 } | |
1489 } | |
1490 | |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1491 void Assembler::lzcntl(Register dst, Register src) { |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1492 assert(VM_Version::supports_lzcnt(), "encoding is treated as BSR"); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1493 emit_byte(0xF3); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1494 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1495 emit_byte(0x0F); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1496 emit_byte(0xBD); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1497 emit_byte(0xC0 | encode); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1498 } |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1499 |
671
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1500 // Emit mfence instruction |
304 | 1501 void Assembler::mfence() { |
671
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1502 NOT_LP64(assert(VM_Version::supports_sse2(), "unsupported");) |
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1503 emit_byte( 0x0F ); |
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1504 emit_byte( 0xAE ); |
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1505 emit_byte( 0xF0 ); |
304 | 1506 } |
1507 | |
1508 void Assembler::mov(Register dst, Register src) { | |
1509 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
1510 } | |
1511 | |
1512 void Assembler::movapd(XMMRegister dst, XMMRegister src) { | |
1513 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1514 int dstenc = dst->encoding(); | |
1515 int srcenc = src->encoding(); | |
1516 emit_byte(0x66); | |
1517 if (dstenc < 8) { | |
1518 if (srcenc >= 8) { | |
1519 prefix(REX_B); | |
1520 srcenc -= 8; | |
1521 } | |
1522 } else { | |
1523 if (srcenc < 8) { | |
1524 prefix(REX_R); | |
1525 } else { | |
1526 prefix(REX_RB); | |
1527 srcenc -= 8; | |
1528 } | |
1529 dstenc -= 8; | |
1530 } | |
1531 emit_byte(0x0F); | |
1532 emit_byte(0x28); | |
1533 emit_byte(0xC0 | dstenc << 3 | srcenc); | |
1534 } | |
1535 | |
1536 void Assembler::movaps(XMMRegister dst, XMMRegister src) { | |
1537 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1538 int dstenc = dst->encoding(); | |
1539 int srcenc = src->encoding(); | |
1540 if (dstenc < 8) { | |
1541 if (srcenc >= 8) { | |
1542 prefix(REX_B); | |
1543 srcenc -= 8; | |
1544 } | |
1545 } else { | |
1546 if (srcenc < 8) { | |
1547 prefix(REX_R); | |
1548 } else { | |
1549 prefix(REX_RB); | |
1550 srcenc -= 8; | |
1551 } | |
1552 dstenc -= 8; | |
1553 } | |
1554 emit_byte(0x0F); | |
1555 emit_byte(0x28); | |
1556 emit_byte(0xC0 | dstenc << 3 | srcenc); | |
1557 } | |
1558 | |
1559 void Assembler::movb(Register dst, Address src) { | |
1560 NOT_LP64(assert(dst->has_byte_register(), "must have byte register")); | |
1561 InstructionMark im(this); | |
1562 prefix(src, dst, true); | |
1563 emit_byte(0x8A); | |
1564 emit_operand(dst, src); | |
1565 } | |
1566 | |
1567 | |
1568 void Assembler::movb(Address dst, int imm8) { | |
1569 InstructionMark im(this); | |
1570 prefix(dst); | |
1571 emit_byte(0xC6); | |
1572 emit_operand(rax, dst, 1); | |
1573 emit_byte(imm8); | |
1574 } | |
1575 | |
1576 | |
1577 void Assembler::movb(Address dst, Register src) { | |
1578 assert(src->has_byte_register(), "must have byte register"); | |
1579 InstructionMark im(this); | |
1580 prefix(dst, src, true); | |
1581 emit_byte(0x88); | |
1582 emit_operand(src, dst); | |
1583 } | |
1584 | |
1585 void Assembler::movdl(XMMRegister dst, Register src) { | |
1586 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1587 emit_byte(0x66); | |
1588 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1589 emit_byte(0x0F); | |
1590 emit_byte(0x6E); | |
1591 emit_byte(0xC0 | encode); | |
1592 } | |
1593 | |
1594 void Assembler::movdl(Register dst, XMMRegister src) { | |
1595 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1596 emit_byte(0x66); | |
1597 // swap src/dst to get correct prefix | |
1598 int encode = prefix_and_encode(src->encoding(), dst->encoding()); | |
1599 emit_byte(0x0F); | |
1600 emit_byte(0x7E); | |
1601 emit_byte(0xC0 | encode); | |
1602 } | |
1603 | |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1604 void Assembler::movdl(XMMRegister dst, Address src) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1605 NOT_LP64(assert(VM_Version::supports_sse2(), "")); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1606 InstructionMark im(this); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1607 emit_byte(0x66); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1608 prefix(src, dst); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1609 emit_byte(0x0F); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1610 emit_byte(0x6E); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1611 emit_operand(dst, src); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1612 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1613 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1614 |
304 | 1615 void Assembler::movdqa(XMMRegister dst, Address src) { |
1616 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1617 InstructionMark im(this); | |
1618 emit_byte(0x66); | |
1619 prefix(src, dst); | |
1620 emit_byte(0x0F); | |
1621 emit_byte(0x6F); | |
1622 emit_operand(dst, src); | |
1623 } | |
1624 | |
1625 void Assembler::movdqa(XMMRegister dst, XMMRegister src) { | |
1626 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1627 emit_byte(0x66); | |
1628 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
1629 emit_byte(0x0F); | |
1630 emit_byte(0x6F); | |
1631 emit_byte(0xC0 | encode); | |
1632 } | |
1633 | |
1634 void Assembler::movdqa(Address dst, XMMRegister src) { | |
1635 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1636 InstructionMark im(this); | |
1637 emit_byte(0x66); | |
1638 prefix(dst, src); | |
1639 emit_byte(0x0F); | |
1640 emit_byte(0x7F); | |
1641 emit_operand(src, dst); | |
1642 } | |
1643 | |
405 | 1644 void Assembler::movdqu(XMMRegister dst, Address src) { |
1645 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1646 InstructionMark im(this); | |
1647 emit_byte(0xF3); | |
1648 prefix(src, dst); | |
1649 emit_byte(0x0F); | |
1650 emit_byte(0x6F); | |
1651 emit_operand(dst, src); | |
1652 } | |
1653 | |
1654 void Assembler::movdqu(XMMRegister dst, XMMRegister src) { | |
1655 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1656 emit_byte(0xF3); | |
1657 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
1658 emit_byte(0x0F); | |
1659 emit_byte(0x6F); | |
1660 emit_byte(0xC0 | encode); | |
1661 } | |
1662 | |
1663 void Assembler::movdqu(Address dst, XMMRegister src) { | |
1664 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1665 InstructionMark im(this); | |
1666 emit_byte(0xF3); | |
1667 prefix(dst, src); | |
1668 emit_byte(0x0F); | |
1669 emit_byte(0x7F); | |
1670 emit_operand(src, dst); | |
1671 } | |
1672 | |
304 | 1673 // Uses zero extension on 64bit |
1674 | |
1675 void Assembler::movl(Register dst, int32_t imm32) { | |
1676 int encode = prefix_and_encode(dst->encoding()); | |
1677 emit_byte(0xB8 | encode); | |
1678 emit_long(imm32); | |
1679 } | |
1680 | |
1681 void Assembler::movl(Register dst, Register src) { | |
1682 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1683 emit_byte(0x8B); | |
1684 emit_byte(0xC0 | encode); | |
1685 } | |
1686 | |
1687 void Assembler::movl(Register dst, Address src) { | |
1688 InstructionMark im(this); | |
1689 prefix(src, dst); | |
1690 emit_byte(0x8B); | |
1691 emit_operand(dst, src); | |
1692 } | |
1693 | |
1694 void Assembler::movl(Address dst, int32_t imm32) { | |
1695 InstructionMark im(this); | |
1696 prefix(dst); | |
1697 emit_byte(0xC7); | |
1698 emit_operand(rax, dst, 4); | |
1699 emit_long(imm32); | |
1700 } | |
1701 | |
1702 void Assembler::movl(Address dst, Register src) { | |
1703 InstructionMark im(this); | |
1704 prefix(dst, src); | |
1705 emit_byte(0x89); | |
1706 emit_operand(src, dst); | |
1707 } | |
1708 | |
1709 // New cpus require to use movsd and movss to avoid partial register stall | |
1710 // when loading from memory. But for old Opteron use movlpd instead of movsd. | |
1711 // The selection is done in MacroAssembler::movdbl() and movflt(). | |
1712 void Assembler::movlpd(XMMRegister dst, Address src) { | |
1713 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1714 InstructionMark im(this); | |
1715 emit_byte(0x66); | |
1716 prefix(src, dst); | |
1717 emit_byte(0x0F); | |
1718 emit_byte(0x12); | |
1719 emit_operand(dst, src); | |
1720 } | |
1721 | |
1722 void Assembler::movq( MMXRegister dst, Address src ) { | |
1723 assert( VM_Version::supports_mmx(), "" ); | |
1724 emit_byte(0x0F); | |
1725 emit_byte(0x6F); | |
1726 emit_operand(dst, src); | |
1727 } | |
1728 | |
1729 void Assembler::movq( Address dst, MMXRegister src ) { | |
1730 assert( VM_Version::supports_mmx(), "" ); | |
1731 emit_byte(0x0F); | |
1732 emit_byte(0x7F); | |
1733 // workaround gcc (3.2.1-7a) bug | |
1734 // In that version of gcc with only an emit_operand(MMX, Address) | |
1735 // gcc will tail jump and try and reverse the parameters completely | |
1736 // obliterating dst in the process. By having a version available | |
1737 // that doesn't need to swap the args at the tail jump the bug is | |
1738 // avoided. | |
1739 emit_operand(dst, src); | |
1740 } | |
1741 | |
1742 void Assembler::movq(XMMRegister dst, Address src) { | |
1743 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1744 InstructionMark im(this); | |
1745 emit_byte(0xF3); | |
1746 prefix(src, dst); | |
1747 emit_byte(0x0F); | |
1748 emit_byte(0x7E); | |
1749 emit_operand(dst, src); | |
1750 } | |
1751 | |
1752 void Assembler::movq(Address dst, XMMRegister src) { | |
1753 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1754 InstructionMark im(this); | |
1755 emit_byte(0x66); | |
1756 prefix(dst, src); | |
1757 emit_byte(0x0F); | |
1758 emit_byte(0xD6); | |
1759 emit_operand(src, dst); | |
1760 } | |
1761 | |
1762 void Assembler::movsbl(Register dst, Address src) { // movsxb | |
1763 InstructionMark im(this); | |
1764 prefix(src, dst); | |
1765 emit_byte(0x0F); | |
1766 emit_byte(0xBE); | |
1767 emit_operand(dst, src); | |
1768 } | |
1769 | |
1770 void Assembler::movsbl(Register dst, Register src) { // movsxb | |
1771 NOT_LP64(assert(src->has_byte_register(), "must have byte register")); | |
1772 int encode = prefix_and_encode(dst->encoding(), src->encoding(), true); | |
1773 emit_byte(0x0F); | |
1774 emit_byte(0xBE); | |
1775 emit_byte(0xC0 | encode); | |
1776 } | |
1777 | |
1778 void Assembler::movsd(XMMRegister dst, XMMRegister src) { | |
1779 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1780 emit_byte(0xF2); | |
1781 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1782 emit_byte(0x0F); | |
1783 emit_byte(0x10); | |
1784 emit_byte(0xC0 | encode); | |
1785 } | |
1786 | |
1787 void Assembler::movsd(XMMRegister dst, Address src) { | |
1788 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1789 InstructionMark im(this); | |
1790 emit_byte(0xF2); | |
1791 prefix(src, dst); | |
1792 emit_byte(0x0F); | |
1793 emit_byte(0x10); | |
1794 emit_operand(dst, src); | |
1795 } | |
1796 | |
1797 void Assembler::movsd(Address dst, XMMRegister src) { | |
1798 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1799 InstructionMark im(this); | |
1800 emit_byte(0xF2); | |
1801 prefix(dst, src); | |
1802 emit_byte(0x0F); | |
1803 emit_byte(0x11); | |
1804 emit_operand(src, dst); | |
1805 } | |
1806 | |
1807 void Assembler::movss(XMMRegister dst, XMMRegister src) { | |
1808 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1809 emit_byte(0xF3); | |
1810 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1811 emit_byte(0x0F); | |
1812 emit_byte(0x10); | |
1813 emit_byte(0xC0 | encode); | |
1814 } | |
1815 | |
1816 void Assembler::movss(XMMRegister dst, Address src) { | |
1817 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1818 InstructionMark im(this); | |
1819 emit_byte(0xF3); | |
1820 prefix(src, dst); | |
1821 emit_byte(0x0F); | |
1822 emit_byte(0x10); | |
1823 emit_operand(dst, src); | |
1824 } | |
1825 | |
1826 void Assembler::movss(Address dst, XMMRegister src) { | |
1827 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1828 InstructionMark im(this); | |
1829 emit_byte(0xF3); | |
1830 prefix(dst, src); | |
1831 emit_byte(0x0F); | |
1832 emit_byte(0x11); | |
1833 emit_operand(src, dst); | |
1834 } | |
1835 | |
1836 void Assembler::movswl(Register dst, Address src) { // movsxw | |
1837 InstructionMark im(this); | |
1838 prefix(src, dst); | |
1839 emit_byte(0x0F); | |
1840 emit_byte(0xBF); | |
1841 emit_operand(dst, src); | |
1842 } | |
1843 | |
1844 void Assembler::movswl(Register dst, Register src) { // movsxw | |
1845 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1846 emit_byte(0x0F); | |
1847 emit_byte(0xBF); | |
1848 emit_byte(0xC0 | encode); | |
1849 } | |
1850 | |
1851 void Assembler::movw(Address dst, int imm16) { | |
1852 InstructionMark im(this); | |
1853 | |
1854 emit_byte(0x66); // switch to 16-bit mode | |
1855 prefix(dst); | |
1856 emit_byte(0xC7); | |
1857 emit_operand(rax, dst, 2); | |
1858 emit_word(imm16); | |
1859 } | |
1860 | |
1861 void Assembler::movw(Register dst, Address src) { | |
1862 InstructionMark im(this); | |
1863 emit_byte(0x66); | |
1864 prefix(src, dst); | |
1865 emit_byte(0x8B); | |
1866 emit_operand(dst, src); | |
1867 } | |
1868 | |
1869 void Assembler::movw(Address dst, Register src) { | |
1870 InstructionMark im(this); | |
1871 emit_byte(0x66); | |
1872 prefix(dst, src); | |
1873 emit_byte(0x89); | |
1874 emit_operand(src, dst); | |
1875 } | |
1876 | |
1877 void Assembler::movzbl(Register dst, Address src) { // movzxb | |
1878 InstructionMark im(this); | |
1879 prefix(src, dst); | |
1880 emit_byte(0x0F); | |
1881 emit_byte(0xB6); | |
1882 emit_operand(dst, src); | |
1883 } | |
1884 | |
1885 void Assembler::movzbl(Register dst, Register src) { // movzxb | |
1886 NOT_LP64(assert(src->has_byte_register(), "must have byte register")); | |
1887 int encode = prefix_and_encode(dst->encoding(), src->encoding(), true); | |
1888 emit_byte(0x0F); | |
1889 emit_byte(0xB6); | |
1890 emit_byte(0xC0 | encode); | |
1891 } | |
1892 | |
1893 void Assembler::movzwl(Register dst, Address src) { // movzxw | |
1894 InstructionMark im(this); | |
1895 prefix(src, dst); | |
1896 emit_byte(0x0F); | |
1897 emit_byte(0xB7); | |
1898 emit_operand(dst, src); | |
1899 } | |
1900 | |
1901 void Assembler::movzwl(Register dst, Register src) { // movzxw | |
1902 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1903 emit_byte(0x0F); | |
1904 emit_byte(0xB7); | |
1905 emit_byte(0xC0 | encode); | |
1906 } | |
1907 | |
1908 void Assembler::mull(Address src) { | |
1909 InstructionMark im(this); | |
1910 prefix(src); | |
1911 emit_byte(0xF7); | |
1912 emit_operand(rsp, src); | |
1913 } | |
1914 | |
1915 void Assembler::mull(Register src) { | |
1916 int encode = prefix_and_encode(src->encoding()); | |
1917 emit_byte(0xF7); | |
1918 emit_byte(0xE0 | encode); | |
1919 } | |
1920 | |
1921 void Assembler::mulsd(XMMRegister dst, Address src) { | |
1922 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1923 InstructionMark im(this); | |
1924 emit_byte(0xF2); | |
1925 prefix(src, dst); | |
1926 emit_byte(0x0F); | |
1927 emit_byte(0x59); | |
1928 emit_operand(dst, src); | |
1929 } | |
1930 | |
1931 void Assembler::mulsd(XMMRegister dst, XMMRegister src) { | |
1932 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
1933 emit_byte(0xF2); | |
1934 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1935 emit_byte(0x0F); | |
1936 emit_byte(0x59); | |
1937 emit_byte(0xC0 | encode); | |
1938 } | |
1939 | |
1940 void Assembler::mulss(XMMRegister dst, Address src) { | |
1941 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1942 InstructionMark im(this); | |
1943 emit_byte(0xF3); | |
1944 prefix(src, dst); | |
1945 emit_byte(0x0F); | |
1946 emit_byte(0x59); | |
1947 emit_operand(dst, src); | |
1948 } | |
1949 | |
1950 void Assembler::mulss(XMMRegister dst, XMMRegister src) { | |
1951 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
1952 emit_byte(0xF3); | |
1953 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
1954 emit_byte(0x0F); | |
1955 emit_byte(0x59); | |
1956 emit_byte(0xC0 | encode); | |
1957 } | |
1958 | |
1959 void Assembler::negl(Register dst) { | |
1960 int encode = prefix_and_encode(dst->encoding()); | |
1961 emit_byte(0xF7); | |
1962 emit_byte(0xD8 | encode); | |
1963 } | |
1964 | |
0 | 1965 void Assembler::nop(int i) { |
304 | 1966 #ifdef ASSERT |
0 | 1967 assert(i > 0, " "); |
304 | 1968 // The fancy nops aren't currently recognized by debuggers making it a |
1969 // pain to disassemble code while debugging. If asserts are on clearly | |
1970 // speed is not an issue so simply use the single byte traditional nop | |
1971 // to do alignment. | |
1972 | |
1973 for (; i > 0 ; i--) emit_byte(0x90); | |
1974 return; | |
1975 | |
1976 #endif // ASSERT | |
1977 | |
0 | 1978 if (UseAddressNop && VM_Version::is_intel()) { |
1979 // | |
1980 // Using multi-bytes nops "0x0F 0x1F [address]" for Intel | |
1981 // 1: 0x90 | |
1982 // 2: 0x66 0x90 | |
1983 // 3: 0x66 0x66 0x90 (don't use "0x0F 0x1F 0x00" - need patching safe padding) | |
1984 // 4: 0x0F 0x1F 0x40 0x00 | |
1985 // 5: 0x0F 0x1F 0x44 0x00 0x00 | |
1986 // 6: 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
1987 // 7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
1988 // 8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
1989 // 9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
1990 // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
1991 // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
1992 | |
1993 // The rest coding is Intel specific - don't use consecutive address nops | |
1994 | |
1995 // 12: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
1996 // 13: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
1997 // 14: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
1998 // 15: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
1999 | |
2000 while(i >= 15) { | |
2001 // For Intel don't generate consecutive addess nops (mix with regular nops) | |
2002 i -= 15; | |
2003 emit_byte(0x66); // size prefix | |
2004 emit_byte(0x66); // size prefix | |
2005 emit_byte(0x66); // size prefix | |
2006 addr_nop_8(); | |
2007 emit_byte(0x66); // size prefix | |
2008 emit_byte(0x66); // size prefix | |
2009 emit_byte(0x66); // size prefix | |
2010 emit_byte(0x90); // nop | |
2011 } | |
2012 switch (i) { | |
2013 case 14: | |
2014 emit_byte(0x66); // size prefix | |
2015 case 13: | |
2016 emit_byte(0x66); // size prefix | |
2017 case 12: | |
2018 addr_nop_8(); | |
2019 emit_byte(0x66); // size prefix | |
2020 emit_byte(0x66); // size prefix | |
2021 emit_byte(0x66); // size prefix | |
2022 emit_byte(0x90); // nop | |
2023 break; | |
2024 case 11: | |
2025 emit_byte(0x66); // size prefix | |
2026 case 10: | |
2027 emit_byte(0x66); // size prefix | |
2028 case 9: | |
2029 emit_byte(0x66); // size prefix | |
2030 case 8: | |
2031 addr_nop_8(); | |
2032 break; | |
2033 case 7: | |
2034 addr_nop_7(); | |
2035 break; | |
2036 case 6: | |
2037 emit_byte(0x66); // size prefix | |
2038 case 5: | |
2039 addr_nop_5(); | |
2040 break; | |
2041 case 4: | |
2042 addr_nop_4(); | |
2043 break; | |
2044 case 3: | |
2045 // Don't use "0x0F 0x1F 0x00" - need patching safe padding | |
2046 emit_byte(0x66); // size prefix | |
2047 case 2: | |
2048 emit_byte(0x66); // size prefix | |
2049 case 1: | |
2050 emit_byte(0x90); // nop | |
2051 break; | |
2052 default: | |
2053 assert(i == 0, " "); | |
2054 } | |
2055 return; | |
2056 } | |
2057 if (UseAddressNop && VM_Version::is_amd()) { | |
2058 // | |
2059 // Using multi-bytes nops "0x0F 0x1F [address]" for AMD. | |
2060 // 1: 0x90 | |
2061 // 2: 0x66 0x90 | |
2062 // 3: 0x66 0x66 0x90 (don't use "0x0F 0x1F 0x00" - need patching safe padding) | |
2063 // 4: 0x0F 0x1F 0x40 0x00 | |
2064 // 5: 0x0F 0x1F 0x44 0x00 0x00 | |
2065 // 6: 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
2066 // 7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
2067 // 8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
2068 // 9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
2069 // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
2070 // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
2071 | |
2072 // The rest coding is AMD specific - use consecutive address nops | |
2073 | |
2074 // 12: 0x66 0x0F 0x1F 0x44 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
2075 // 13: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
2076 // 14: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
2077 // 15: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
2078 // 16: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
2079 // Size prefixes (0x66) are added for larger sizes | |
2080 | |
2081 while(i >= 22) { | |
2082 i -= 11; | |
2083 emit_byte(0x66); // size prefix | |
2084 emit_byte(0x66); // size prefix | |
2085 emit_byte(0x66); // size prefix | |
2086 addr_nop_8(); | |
2087 } | |
2088 // Generate first nop for size between 21-12 | |
2089 switch (i) { | |
2090 case 21: | |
2091 i -= 1; | |
2092 emit_byte(0x66); // size prefix | |
2093 case 20: | |
2094 case 19: | |
2095 i -= 1; | |
2096 emit_byte(0x66); // size prefix | |
2097 case 18: | |
2098 case 17: | |
2099 i -= 1; | |
2100 emit_byte(0x66); // size prefix | |
2101 case 16: | |
2102 case 15: | |
2103 i -= 8; | |
2104 addr_nop_8(); | |
2105 break; | |
2106 case 14: | |
2107 case 13: | |
2108 i -= 7; | |
2109 addr_nop_7(); | |
2110 break; | |
2111 case 12: | |
2112 i -= 6; | |
2113 emit_byte(0x66); // size prefix | |
2114 addr_nop_5(); | |
2115 break; | |
2116 default: | |
2117 assert(i < 12, " "); | |
2118 } | |
2119 | |
2120 // Generate second nop for size between 11-1 | |
2121 switch (i) { | |
2122 case 11: | |
2123 emit_byte(0x66); // size prefix | |
2124 case 10: | |
2125 emit_byte(0x66); // size prefix | |
2126 case 9: | |
2127 emit_byte(0x66); // size prefix | |
2128 case 8: | |
2129 addr_nop_8(); | |
2130 break; | |
2131 case 7: | |
2132 addr_nop_7(); | |
2133 break; | |
2134 case 6: | |
2135 emit_byte(0x66); // size prefix | |
2136 case 5: | |
2137 addr_nop_5(); | |
2138 break; | |
2139 case 4: | |
2140 addr_nop_4(); | |
2141 break; | |
2142 case 3: | |
2143 // Don't use "0x0F 0x1F 0x00" - need patching safe padding | |
2144 emit_byte(0x66); // size prefix | |
2145 case 2: | |
2146 emit_byte(0x66); // size prefix | |
2147 case 1: | |
2148 emit_byte(0x90); // nop | |
2149 break; | |
2150 default: | |
2151 assert(i == 0, " "); | |
2152 } | |
2153 return; | |
2154 } | |
2155 | |
2156 // Using nops with size prefixes "0x66 0x90". | |
2157 // From AMD Optimization Guide: | |
2158 // 1: 0x90 | |
2159 // 2: 0x66 0x90 | |
2160 // 3: 0x66 0x66 0x90 | |
2161 // 4: 0x66 0x66 0x66 0x90 | |
2162 // 5: 0x66 0x66 0x90 0x66 0x90 | |
2163 // 6: 0x66 0x66 0x90 0x66 0x66 0x90 | |
2164 // 7: 0x66 0x66 0x66 0x90 0x66 0x66 0x90 | |
2165 // 8: 0x66 0x66 0x66 0x90 0x66 0x66 0x66 0x90 | |
2166 // 9: 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90 | |
2167 // 10: 0x66 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90 | |
2168 // | |
2169 while(i > 12) { | |
2170 i -= 4; | |
2171 emit_byte(0x66); // size prefix | |
2172 emit_byte(0x66); | |
2173 emit_byte(0x66); | |
2174 emit_byte(0x90); // nop | |
2175 } | |
2176 // 1 - 12 nops | |
2177 if(i > 8) { | |
2178 if(i > 9) { | |
2179 i -= 1; | |
2180 emit_byte(0x66); | |
2181 } | |
2182 i -= 3; | |
2183 emit_byte(0x66); | |
2184 emit_byte(0x66); | |
2185 emit_byte(0x90); | |
2186 } | |
2187 // 1 - 8 nops | |
2188 if(i > 4) { | |
2189 if(i > 6) { | |
2190 i -= 1; | |
2191 emit_byte(0x66); | |
2192 } | |
2193 i -= 3; | |
2194 emit_byte(0x66); | |
2195 emit_byte(0x66); | |
2196 emit_byte(0x90); | |
2197 } | |
2198 switch (i) { | |
2199 case 4: | |
2200 emit_byte(0x66); | |
2201 case 3: | |
2202 emit_byte(0x66); | |
2203 case 2: | |
2204 emit_byte(0x66); | |
2205 case 1: | |
2206 emit_byte(0x90); | |
2207 break; | |
2208 default: | |
2209 assert(i == 0, " "); | |
2210 } | |
2211 } | |
2212 | |
304 | 2213 void Assembler::notl(Register dst) { |
2214 int encode = prefix_and_encode(dst->encoding()); | |
2215 emit_byte(0xF7); | |
2216 emit_byte(0xD0 | encode ); | |
2217 } | |
2218 | |
2219 void Assembler::orl(Address dst, int32_t imm32) { | |
2220 InstructionMark im(this); | |
2221 prefix(dst); | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2222 emit_arith_operand(0x81, rcx, dst, imm32); |
304 | 2223 } |
2224 | |
2225 void Assembler::orl(Register dst, int32_t imm32) { | |
2226 prefix(dst); | |
2227 emit_arith(0x81, 0xC8, dst, imm32); | |
2228 } | |
2229 | |
2230 void Assembler::orl(Register dst, Address src) { | |
2231 InstructionMark im(this); | |
2232 prefix(src, dst); | |
2233 emit_byte(0x0B); | |
2234 emit_operand(dst, src); | |
2235 } | |
2236 | |
2237 void Assembler::orl(Register dst, Register src) { | |
2238 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
2239 emit_arith(0x0B, 0xC0, dst, src); | |
2240 } | |
2241 | |
681 | 2242 void Assembler::pcmpestri(XMMRegister dst, Address src, int imm8) { |
2243 assert(VM_Version::supports_sse4_2(), ""); | |
2244 | |
2245 InstructionMark im(this); | |
2246 emit_byte(0x66); | |
2247 prefix(src, dst); | |
2248 emit_byte(0x0F); | |
2249 emit_byte(0x3A); | |
2250 emit_byte(0x61); | |
2251 emit_operand(dst, src); | |
2252 emit_byte(imm8); | |
2253 } | |
2254 | |
2255 void Assembler::pcmpestri(XMMRegister dst, XMMRegister src, int imm8) { | |
2256 assert(VM_Version::supports_sse4_2(), ""); | |
2257 | |
2258 emit_byte(0x66); | |
2259 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
2260 emit_byte(0x0F); | |
2261 emit_byte(0x3A); | |
2262 emit_byte(0x61); | |
2263 emit_byte(0xC0 | encode); | |
2264 emit_byte(imm8); | |
2265 } | |
2266 | |
304 | 2267 // generic |
2268 void Assembler::pop(Register dst) { | |
2269 int encode = prefix_and_encode(dst->encoding()); | |
2270 emit_byte(0x58 | encode); | |
2271 } | |
2272 | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2273 void Assembler::popcntl(Register dst, Address src) { |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2274 assert(VM_Version::supports_popcnt(), "must support"); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2275 InstructionMark im(this); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2276 emit_byte(0xF3); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2277 prefix(src, dst); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2278 emit_byte(0x0F); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2279 emit_byte(0xB8); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2280 emit_operand(dst, src); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2281 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2282 |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2283 void Assembler::popcntl(Register dst, Register src) { |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2284 assert(VM_Version::supports_popcnt(), "must support"); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2285 emit_byte(0xF3); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2286 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2287 emit_byte(0x0F); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2288 emit_byte(0xB8); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2289 emit_byte(0xC0 | encode); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2290 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2291 |
304 | 2292 void Assembler::popf() { |
2293 emit_byte(0x9D); | |
2294 } | |
2295 | |
1060 | 2296 #ifndef _LP64 // no 32bit push/pop on amd64 |
304 | 2297 void Assembler::popl(Address dst) { |
2298 // NOTE: this will adjust stack by 8byte on 64bits | |
2299 InstructionMark im(this); | |
2300 prefix(dst); | |
2301 emit_byte(0x8F); | |
2302 emit_operand(rax, dst); | |
2303 } | |
1060 | 2304 #endif |
304 | 2305 |
2306 void Assembler::prefetch_prefix(Address src) { | |
2307 prefix(src); | |
2308 emit_byte(0x0F); | |
2309 } | |
2310 | |
2311 void Assembler::prefetchnta(Address src) { | |
2312 NOT_LP64(assert(VM_Version::supports_sse2(), "must support")); | |
2313 InstructionMark im(this); | |
2314 prefetch_prefix(src); | |
2315 emit_byte(0x18); | |
2316 emit_operand(rax, src); // 0, src | |
2317 } | |
2318 | |
2319 void Assembler::prefetchr(Address src) { | |
2479 | 2320 NOT_LP64(assert(VM_Version::supports_3dnow_prefetch(), "must support")); |
304 | 2321 InstructionMark im(this); |
2322 prefetch_prefix(src); | |
2323 emit_byte(0x0D); | |
2324 emit_operand(rax, src); // 0, src | |
2325 } | |
2326 | |
2327 void Assembler::prefetcht0(Address src) { | |
2328 NOT_LP64(assert(VM_Version::supports_sse(), "must support")); | |
2329 InstructionMark im(this); | |
2330 prefetch_prefix(src); | |
2331 emit_byte(0x18); | |
2332 emit_operand(rcx, src); // 1, src | |
2333 } | |
2334 | |
2335 void Assembler::prefetcht1(Address src) { | |
2336 NOT_LP64(assert(VM_Version::supports_sse(), "must support")); | |
2337 InstructionMark im(this); | |
2338 prefetch_prefix(src); | |
2339 emit_byte(0x18); | |
2340 emit_operand(rdx, src); // 2, src | |
2341 } | |
2342 | |
2343 void Assembler::prefetcht2(Address src) { | |
2344 NOT_LP64(assert(VM_Version::supports_sse(), "must support")); | |
2345 InstructionMark im(this); | |
2346 prefetch_prefix(src); | |
2347 emit_byte(0x18); | |
2348 emit_operand(rbx, src); // 3, src | |
2349 } | |
2350 | |
2351 void Assembler::prefetchw(Address src) { | |
2479 | 2352 NOT_LP64(assert(VM_Version::supports_3dnow_prefetch(), "must support")); |
304 | 2353 InstructionMark im(this); |
2354 prefetch_prefix(src); | |
2355 emit_byte(0x0D); | |
2356 emit_operand(rcx, src); // 1, src | |
2357 } | |
2358 | |
2359 void Assembler::prefix(Prefix p) { | |
2360 a_byte(p); | |
2361 } | |
2362 | |
2262 | 2363 void Assembler::por(XMMRegister dst, XMMRegister src) { |
2364 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2365 | |
2366 emit_byte(0x66); | |
2367 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2368 emit_byte(0x0F); | |
2369 | |
2370 emit_byte(0xEB); | |
2371 emit_byte(0xC0 | encode); | |
2372 } | |
2373 | |
304 | 2374 void Assembler::pshufd(XMMRegister dst, XMMRegister src, int mode) { |
2375 assert(isByte(mode), "invalid value"); | |
2376 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2377 | |
2378 emit_byte(0x66); | |
2379 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2380 emit_byte(0x0F); | |
2381 emit_byte(0x70); | |
2382 emit_byte(0xC0 | encode); | |
2383 emit_byte(mode & 0xFF); | |
2384 | |
2385 } | |
2386 | |
2387 void Assembler::pshufd(XMMRegister dst, Address src, int mode) { | |
2388 assert(isByte(mode), "invalid value"); | |
2389 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2390 | |
2391 InstructionMark im(this); | |
2392 emit_byte(0x66); | |
2393 prefix(src, dst); | |
2394 emit_byte(0x0F); | |
2395 emit_byte(0x70); | |
2396 emit_operand(dst, src); | |
2397 emit_byte(mode & 0xFF); | |
2398 } | |
2399 | |
2400 void Assembler::pshuflw(XMMRegister dst, XMMRegister src, int mode) { | |
2401 assert(isByte(mode), "invalid value"); | |
2402 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2403 | |
2404 emit_byte(0xF2); | |
2405 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2406 emit_byte(0x0F); | |
2407 emit_byte(0x70); | |
2408 emit_byte(0xC0 | encode); | |
2409 emit_byte(mode & 0xFF); | |
2410 } | |
2411 | |
2412 void Assembler::pshuflw(XMMRegister dst, Address src, int mode) { | |
2413 assert(isByte(mode), "invalid value"); | |
2414 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2415 | |
2416 InstructionMark im(this); | |
2417 emit_byte(0xF2); | |
2418 prefix(src, dst); // QQ new | |
2419 emit_byte(0x0F); | |
2420 emit_byte(0x70); | |
2421 emit_operand(dst, src); | |
2422 emit_byte(mode & 0xFF); | |
2423 } | |
2424 | |
2425 void Assembler::psrlq(XMMRegister dst, int shift) { | |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2426 // Shift 64 bit value logically right by specified number of bits. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2427 // HMM Table D-1 says sse2 or mmx. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2428 // Do not confuse it with psrldq SSE2 instruction which |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2429 // shifts 128 bit value in xmm register by number of bytes. |
304 | 2430 NOT_LP64(assert(VM_Version::supports_sse(), "")); |
2431 | |
2432 int encode = prefixq_and_encode(xmm2->encoding(), dst->encoding()); | |
2433 emit_byte(0x66); | |
2434 emit_byte(0x0F); | |
2435 emit_byte(0x73); | |
2436 emit_byte(0xC0 | encode); | |
2437 emit_byte(shift); | |
2438 } | |
2439 | |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2440 void Assembler::psrldq(XMMRegister dst, int shift) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2441 // Shift 128 bit value in xmm register by number of bytes. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2442 NOT_LP64(assert(VM_Version::supports_sse2(), "")); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2443 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2444 int encode = prefixq_and_encode(xmm3->encoding(), dst->encoding()); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2445 emit_byte(0x66); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2446 emit_byte(0x0F); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2447 emit_byte(0x73); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2448 emit_byte(0xC0 | encode); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2449 emit_byte(shift); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2450 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2451 |
681 | 2452 void Assembler::ptest(XMMRegister dst, Address src) { |
2453 assert(VM_Version::supports_sse4_1(), ""); | |
2454 | |
2455 InstructionMark im(this); | |
2456 emit_byte(0x66); | |
2457 prefix(src, dst); | |
2458 emit_byte(0x0F); | |
2459 emit_byte(0x38); | |
2460 emit_byte(0x17); | |
2461 emit_operand(dst, src); | |
2462 } | |
2463 | |
2464 void Assembler::ptest(XMMRegister dst, XMMRegister src) { | |
2465 assert(VM_Version::supports_sse4_1(), ""); | |
2466 | |
2467 emit_byte(0x66); | |
2468 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
2469 emit_byte(0x0F); | |
2470 emit_byte(0x38); | |
2471 emit_byte(0x17); | |
2472 emit_byte(0xC0 | encode); | |
2473 } | |
2474 | |
304 | 2475 void Assembler::punpcklbw(XMMRegister dst, XMMRegister src) { |
2476 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2477 emit_byte(0x66); | |
2478 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2479 emit_byte(0x0F); | |
2480 emit_byte(0x60); | |
2481 emit_byte(0xC0 | encode); | |
2482 } | |
2483 | |
2484 void Assembler::push(int32_t imm32) { | |
2485 // in 64bits we push 64bits onto the stack but only | |
2486 // take a 32bit immediate | |
2487 emit_byte(0x68); | |
2488 emit_long(imm32); | |
2489 } | |
2490 | |
2491 void Assembler::push(Register src) { | |
2492 int encode = prefix_and_encode(src->encoding()); | |
2493 | |
2494 emit_byte(0x50 | encode); | |
2495 } | |
2496 | |
2497 void Assembler::pushf() { | |
2498 emit_byte(0x9C); | |
2499 } | |
2500 | |
1060 | 2501 #ifndef _LP64 // no 32bit push/pop on amd64 |
304 | 2502 void Assembler::pushl(Address src) { |
2503 // Note this will push 64bit on 64bit | |
2504 InstructionMark im(this); | |
2505 prefix(src); | |
2506 emit_byte(0xFF); | |
2507 emit_operand(rsi, src); | |
2508 } | |
1060 | 2509 #endif |
304 | 2510 |
2511 void Assembler::pxor(XMMRegister dst, Address src) { | |
2512 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2513 InstructionMark im(this); | |
2514 emit_byte(0x66); | |
2515 prefix(src, dst); | |
2516 emit_byte(0x0F); | |
2517 emit_byte(0xEF); | |
2518 emit_operand(dst, src); | |
2519 } | |
2520 | |
2521 void Assembler::pxor(XMMRegister dst, XMMRegister src) { | |
2522 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2523 InstructionMark im(this); | |
2524 emit_byte(0x66); | |
2525 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2526 emit_byte(0x0F); | |
2527 emit_byte(0xEF); | |
2528 emit_byte(0xC0 | encode); | |
2529 } | |
2530 | |
2531 void Assembler::rcll(Register dst, int imm8) { | |
2532 assert(isShiftCount(imm8), "illegal shift count"); | |
2533 int encode = prefix_and_encode(dst->encoding()); | |
2534 if (imm8 == 1) { | |
2535 emit_byte(0xD1); | |
2536 emit_byte(0xD0 | encode); | |
2537 } else { | |
2538 emit_byte(0xC1); | |
2539 emit_byte(0xD0 | encode); | |
2540 emit_byte(imm8); | |
2541 } | |
2542 } | |
2543 | |
2544 // copies data from [esi] to [edi] using rcx pointer sized words | |
2545 // generic | |
2546 void Assembler::rep_mov() { | |
2547 emit_byte(0xF3); | |
2548 // MOVSQ | |
2549 LP64_ONLY(prefix(REX_W)); | |
2550 emit_byte(0xA5); | |
2551 } | |
2552 | |
2553 // sets rcx pointer sized words with rax, value at [edi] | |
2554 // generic | |
2555 void Assembler::rep_set() { // rep_set | |
2556 emit_byte(0xF3); | |
2557 // STOSQ | |
2558 LP64_ONLY(prefix(REX_W)); | |
2559 emit_byte(0xAB); | |
2560 } | |
2561 | |
2562 // scans rcx pointer sized words at [edi] for occurance of rax, | |
2563 // generic | |
2564 void Assembler::repne_scan() { // repne_scan | |
2565 emit_byte(0xF2); | |
2566 // SCASQ | |
2567 LP64_ONLY(prefix(REX_W)); | |
2568 emit_byte(0xAF); | |
2569 } | |
2570 | |
2571 #ifdef _LP64 | |
2572 // scans rcx 4 byte words at [edi] for occurance of rax, | |
2573 // generic | |
2574 void Assembler::repne_scanl() { // repne_scan | |
2575 emit_byte(0xF2); | |
2576 // SCASL | |
2577 emit_byte(0xAF); | |
2578 } | |
2579 #endif | |
2580 | |
0 | 2581 void Assembler::ret(int imm16) { |
2582 if (imm16 == 0) { | |
2583 emit_byte(0xC3); | |
2584 } else { | |
2585 emit_byte(0xC2); | |
2586 emit_word(imm16); | |
2587 } | |
2588 } | |
2589 | |
304 | 2590 void Assembler::sahf() { |
2591 #ifdef _LP64 | |
2592 // Not supported in 64bit mode | |
2593 ShouldNotReachHere(); | |
2594 #endif | |
2595 emit_byte(0x9E); | |
2596 } | |
2597 | |
2598 void Assembler::sarl(Register dst, int imm8) { | |
2599 int encode = prefix_and_encode(dst->encoding()); | |
2600 assert(isShiftCount(imm8), "illegal shift count"); | |
2601 if (imm8 == 1) { | |
2602 emit_byte(0xD1); | |
2603 emit_byte(0xF8 | encode); | |
2604 } else { | |
2605 emit_byte(0xC1); | |
2606 emit_byte(0xF8 | encode); | |
2607 emit_byte(imm8); | |
2608 } | |
2609 } | |
2610 | |
2611 void Assembler::sarl(Register dst) { | |
2612 int encode = prefix_and_encode(dst->encoding()); | |
2613 emit_byte(0xD3); | |
2614 emit_byte(0xF8 | encode); | |
2615 } | |
2616 | |
2617 void Assembler::sbbl(Address dst, int32_t imm32) { | |
2618 InstructionMark im(this); | |
2619 prefix(dst); | |
2620 emit_arith_operand(0x81, rbx, dst, imm32); | |
2621 } | |
2622 | |
2623 void Assembler::sbbl(Register dst, int32_t imm32) { | |
2624 prefix(dst); | |
2625 emit_arith(0x81, 0xD8, dst, imm32); | |
2626 } | |
2627 | |
2628 | |
2629 void Assembler::sbbl(Register dst, Address src) { | |
2630 InstructionMark im(this); | |
2631 prefix(src, dst); | |
2632 emit_byte(0x1B); | |
2633 emit_operand(dst, src); | |
2634 } | |
2635 | |
2636 void Assembler::sbbl(Register dst, Register src) { | |
2637 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
2638 emit_arith(0x1B, 0xC0, dst, src); | |
2639 } | |
2640 | |
2641 void Assembler::setb(Condition cc, Register dst) { | |
2642 assert(0 <= cc && cc < 16, "illegal cc"); | |
2643 int encode = prefix_and_encode(dst->encoding(), true); | |
0 | 2644 emit_byte(0x0F); |
304 | 2645 emit_byte(0x90 | cc); |
2646 emit_byte(0xC0 | encode); | |
2647 } | |
2648 | |
2649 void Assembler::shll(Register dst, int imm8) { | |
2650 assert(isShiftCount(imm8), "illegal shift count"); | |
2651 int encode = prefix_and_encode(dst->encoding()); | |
2652 if (imm8 == 1 ) { | |
2653 emit_byte(0xD1); | |
2654 emit_byte(0xE0 | encode); | |
2655 } else { | |
2656 emit_byte(0xC1); | |
2657 emit_byte(0xE0 | encode); | |
2658 emit_byte(imm8); | |
2659 } | |
2660 } | |
2661 | |
2662 void Assembler::shll(Register dst) { | |
2663 int encode = prefix_and_encode(dst->encoding()); | |
2664 emit_byte(0xD3); | |
2665 emit_byte(0xE0 | encode); | |
2666 } | |
2667 | |
2668 void Assembler::shrl(Register dst, int imm8) { | |
2669 assert(isShiftCount(imm8), "illegal shift count"); | |
2670 int encode = prefix_and_encode(dst->encoding()); | |
2671 emit_byte(0xC1); | |
2672 emit_byte(0xE8 | encode); | |
2673 emit_byte(imm8); | |
2674 } | |
2675 | |
2676 void Assembler::shrl(Register dst) { | |
2677 int encode = prefix_and_encode(dst->encoding()); | |
2678 emit_byte(0xD3); | |
2679 emit_byte(0xE8 | encode); | |
2680 } | |
0 | 2681 |
2682 // copies a single word from [esi] to [edi] | |
2683 void Assembler::smovl() { | |
2684 emit_byte(0xA5); | |
2685 } | |
2686 | |
304 | 2687 void Assembler::sqrtsd(XMMRegister dst, XMMRegister src) { |
2688 // HMM Table D-1 says sse2 | |
2689 // NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2690 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2691 emit_byte(0xF2); | |
2692 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2693 emit_byte(0x0F); | |
2694 emit_byte(0x51); | |
2695 emit_byte(0xC0 | encode); | |
2696 } | |
2697 | |
2008 | 2698 void Assembler::sqrtsd(XMMRegister dst, Address src) { |
2699 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2700 InstructionMark im(this); | |
2701 emit_byte(0xF2); | |
2702 prefix(src, dst); | |
2703 emit_byte(0x0F); | |
2704 emit_byte(0x51); | |
2705 emit_operand(dst, src); | |
2706 } | |
2707 | |
2708 void Assembler::sqrtss(XMMRegister dst, XMMRegister src) { | |
2709 // HMM Table D-1 says sse2 | |
2710 // NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2711 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2712 emit_byte(0xF3); | |
2713 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2714 emit_byte(0x0F); | |
2715 emit_byte(0x51); | |
2716 emit_byte(0xC0 | encode); | |
2717 } | |
2718 | |
2719 void Assembler::sqrtss(XMMRegister dst, Address src) { | |
2720 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2721 InstructionMark im(this); | |
2722 emit_byte(0xF3); | |
2723 prefix(src, dst); | |
2724 emit_byte(0x0F); | |
2725 emit_byte(0x51); | |
2726 emit_operand(dst, src); | |
2727 } | |
2728 | |
304 | 2729 void Assembler::stmxcsr( Address dst) { |
2730 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2731 InstructionMark im(this); | |
2732 prefix(dst); | |
2733 emit_byte(0x0F); | |
2734 emit_byte(0xAE); | |
2735 emit_operand(as_Register(3), dst); | |
2736 } | |
2737 | |
2738 void Assembler::subl(Address dst, int32_t imm32) { | |
2739 InstructionMark im(this); | |
2740 prefix(dst); | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2741 emit_arith_operand(0x81, rbp, dst, imm32); |
304 | 2742 } |
2743 | |
2744 void Assembler::subl(Address dst, Register src) { | |
2745 InstructionMark im(this); | |
2746 prefix(dst, src); | |
2747 emit_byte(0x29); | |
2748 emit_operand(src, dst); | |
2749 } | |
2750 | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2751 void Assembler::subl(Register dst, int32_t imm32) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2752 prefix(dst); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2753 emit_arith(0x81, 0xE8, dst, imm32); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2754 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2755 |
304 | 2756 void Assembler::subl(Register dst, Address src) { |
2757 InstructionMark im(this); | |
2758 prefix(src, dst); | |
2759 emit_byte(0x2B); | |
2760 emit_operand(dst, src); | |
2761 } | |
2762 | |
2763 void Assembler::subl(Register dst, Register src) { | |
2764 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
2765 emit_arith(0x2B, 0xC0, dst, src); | |
2766 } | |
2767 | |
2768 void Assembler::subsd(XMMRegister dst, XMMRegister src) { | |
2769 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2770 emit_byte(0xF2); | |
2771 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2772 emit_byte(0x0F); | |
2773 emit_byte(0x5C); | |
2774 emit_byte(0xC0 | encode); | |
2775 } | |
2776 | |
2777 void Assembler::subsd(XMMRegister dst, Address src) { | |
2778 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2779 InstructionMark im(this); | |
2780 emit_byte(0xF2); | |
2781 prefix(src, dst); | |
2782 emit_byte(0x0F); | |
2783 emit_byte(0x5C); | |
2784 emit_operand(dst, src); | |
2785 } | |
2786 | |
2787 void Assembler::subss(XMMRegister dst, XMMRegister src) { | |
2788 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
0 | 2789 emit_byte(0xF3); |
304 | 2790 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
2791 emit_byte(0x0F); | |
2792 emit_byte(0x5C); | |
2793 emit_byte(0xC0 | encode); | |
2794 } | |
2795 | |
2796 void Assembler::subss(XMMRegister dst, Address src) { | |
2797 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2798 InstructionMark im(this); | |
2799 emit_byte(0xF3); | |
2800 prefix(src, dst); | |
2801 emit_byte(0x0F); | |
2802 emit_byte(0x5C); | |
2803 emit_operand(dst, src); | |
2804 } | |
2805 | |
2806 void Assembler::testb(Register dst, int imm8) { | |
2807 NOT_LP64(assert(dst->has_byte_register(), "must have byte register")); | |
2808 (void) prefix_and_encode(dst->encoding(), true); | |
2809 emit_arith_b(0xF6, 0xC0, dst, imm8); | |
2810 } | |
2811 | |
2812 void Assembler::testl(Register dst, int32_t imm32) { | |
2813 // not using emit_arith because test | |
2814 // doesn't support sign-extension of | |
2815 // 8bit operands | |
2816 int encode = dst->encoding(); | |
2817 if (encode == 0) { | |
2818 emit_byte(0xA9); | |
2819 } else { | |
2820 encode = prefix_and_encode(encode); | |
2821 emit_byte(0xF7); | |
2822 emit_byte(0xC0 | encode); | |
2823 } | |
2824 emit_long(imm32); | |
2825 } | |
2826 | |
2827 void Assembler::testl(Register dst, Register src) { | |
2828 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
2829 emit_arith(0x85, 0xC0, dst, src); | |
2830 } | |
2831 | |
2832 void Assembler::testl(Register dst, Address src) { | |
2833 InstructionMark im(this); | |
2834 prefix(src, dst); | |
2835 emit_byte(0x85); | |
2836 emit_operand(dst, src); | |
2837 } | |
2838 | |
2839 void Assembler::ucomisd(XMMRegister dst, Address src) { | |
2840 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2841 emit_byte(0x66); | |
2842 ucomiss(dst, src); | |
2843 } | |
2844 | |
2845 void Assembler::ucomisd(XMMRegister dst, XMMRegister src) { | |
2846 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2847 emit_byte(0x66); | |
2848 ucomiss(dst, src); | |
2849 } | |
2850 | |
2851 void Assembler::ucomiss(XMMRegister dst, Address src) { | |
2852 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2853 | |
2854 InstructionMark im(this); | |
2855 prefix(src, dst); | |
2856 emit_byte(0x0F); | |
2857 emit_byte(0x2E); | |
2858 emit_operand(dst, src); | |
2859 } | |
2860 | |
2861 void Assembler::ucomiss(XMMRegister dst, XMMRegister src) { | |
2862 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2863 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2864 emit_byte(0x0F); | |
2865 emit_byte(0x2E); | |
2866 emit_byte(0xC0 | encode); | |
2867 } | |
2868 | |
2869 | |
2870 void Assembler::xaddl(Address dst, Register src) { | |
2871 InstructionMark im(this); | |
2872 prefix(dst, src); | |
0 | 2873 emit_byte(0x0F); |
304 | 2874 emit_byte(0xC1); |
2875 emit_operand(src, dst); | |
2876 } | |
2877 | |
2878 void Assembler::xchgl(Register dst, Address src) { // xchg | |
2879 InstructionMark im(this); | |
2880 prefix(src, dst); | |
2881 emit_byte(0x87); | |
2882 emit_operand(dst, src); | |
2883 } | |
2884 | |
2885 void Assembler::xchgl(Register dst, Register src) { | |
2886 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2887 emit_byte(0x87); | |
2888 emit_byte(0xc0 | encode); | |
2889 } | |
2890 | |
2891 void Assembler::xorl(Register dst, int32_t imm32) { | |
2892 prefix(dst); | |
2893 emit_arith(0x81, 0xF0, dst, imm32); | |
2894 } | |
2895 | |
2896 void Assembler::xorl(Register dst, Address src) { | |
2897 InstructionMark im(this); | |
2898 prefix(src, dst); | |
2899 emit_byte(0x33); | |
2900 emit_operand(dst, src); | |
2901 } | |
2902 | |
2903 void Assembler::xorl(Register dst, Register src) { | |
2904 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
2905 emit_arith(0x33, 0xC0, dst, src); | |
2906 } | |
2907 | |
2908 void Assembler::xorpd(XMMRegister dst, XMMRegister src) { | |
2909 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2910 emit_byte(0x66); | |
2911 xorps(dst, src); | |
2912 } | |
2913 | |
2914 void Assembler::xorpd(XMMRegister dst, Address src) { | |
2915 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
2916 InstructionMark im(this); | |
2917 emit_byte(0x66); | |
2918 prefix(src, dst); | |
2919 emit_byte(0x0F); | |
2920 emit_byte(0x57); | |
2921 emit_operand(dst, src); | |
2922 } | |
2923 | |
2924 | |
2925 void Assembler::xorps(XMMRegister dst, XMMRegister src) { | |
2926 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2927 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
2928 emit_byte(0x0F); | |
2929 emit_byte(0x57); | |
2930 emit_byte(0xC0 | encode); | |
2931 } | |
2932 | |
2933 void Assembler::xorps(XMMRegister dst, Address src) { | |
2934 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
2935 InstructionMark im(this); | |
2936 prefix(src, dst); | |
2937 emit_byte(0x0F); | |
2938 emit_byte(0x57); | |
2939 emit_operand(dst, src); | |
2940 } | |
2941 | |
2942 #ifndef _LP64 | |
2943 // 32bit only pieces of the assembler | |
2944 | |
2945 void Assembler::cmp_literal32(Register src1, int32_t imm32, RelocationHolder const& rspec) { | |
2946 // NO PREFIX AS NEVER 64BIT | |
2947 InstructionMark im(this); | |
2948 emit_byte(0x81); | |
2949 emit_byte(0xF8 | src1->encoding()); | |
2950 emit_data(imm32, rspec, 0); | |
2951 } | |
2952 | |
2953 void Assembler::cmp_literal32(Address src1, int32_t imm32, RelocationHolder const& rspec) { | |
2954 // NO PREFIX AS NEVER 64BIT (not even 32bit versions of 64bit regs | |
2955 InstructionMark im(this); | |
2956 emit_byte(0x81); | |
2957 emit_operand(rdi, src1); | |
2958 emit_data(imm32, rspec, 0); | |
2959 } | |
2960 | |
2961 // The 64-bit (32bit platform) cmpxchg compares the value at adr with the contents of rdx:rax, | |
2962 // and stores rcx:rbx into adr if so; otherwise, the value at adr is loaded | |
2963 // into rdx:rax. The ZF is set if the compared values were equal, and cleared otherwise. | |
2964 void Assembler::cmpxchg8(Address adr) { | |
2965 InstructionMark im(this); | |
2966 emit_byte(0x0F); | |
2967 emit_byte(0xc7); | |
2968 emit_operand(rcx, adr); | |
2969 } | |
2970 | |
2971 void Assembler::decl(Register dst) { | |
2972 // Don't use it directly. Use MacroAssembler::decrementl() instead. | |
2973 emit_byte(0x48 | dst->encoding()); | |
2974 } | |
2975 | |
2976 #endif // _LP64 | |
2977 | |
2978 // 64bit typically doesn't use the x87 but needs to for the trig funcs | |
2979 | |
2980 void Assembler::fabs() { | |
2981 emit_byte(0xD9); | |
2982 emit_byte(0xE1); | |
2983 } | |
2984 | |
2985 void Assembler::fadd(int i) { | |
2986 emit_farith(0xD8, 0xC0, i); | |
2987 } | |
2988 | |
2989 void Assembler::fadd_d(Address src) { | |
2990 InstructionMark im(this); | |
2991 emit_byte(0xDC); | |
2992 emit_operand32(rax, src); | |
2993 } | |
2994 | |
2995 void Assembler::fadd_s(Address src) { | |
2996 InstructionMark im(this); | |
2997 emit_byte(0xD8); | |
2998 emit_operand32(rax, src); | |
2999 } | |
3000 | |
3001 void Assembler::fadda(int i) { | |
3002 emit_farith(0xDC, 0xC0, i); | |
3003 } | |
3004 | |
3005 void Assembler::faddp(int i) { | |
3006 emit_farith(0xDE, 0xC0, i); | |
3007 } | |
3008 | |
3009 void Assembler::fchs() { | |
3010 emit_byte(0xD9); | |
3011 emit_byte(0xE0); | |
3012 } | |
3013 | |
3014 void Assembler::fcom(int i) { | |
3015 emit_farith(0xD8, 0xD0, i); | |
3016 } | |
3017 | |
3018 void Assembler::fcomp(int i) { | |
3019 emit_farith(0xD8, 0xD8, i); | |
3020 } | |
3021 | |
3022 void Assembler::fcomp_d(Address src) { | |
3023 InstructionMark im(this); | |
3024 emit_byte(0xDC); | |
3025 emit_operand32(rbx, src); | |
3026 } | |
3027 | |
3028 void Assembler::fcomp_s(Address src) { | |
3029 InstructionMark im(this); | |
3030 emit_byte(0xD8); | |
3031 emit_operand32(rbx, src); | |
3032 } | |
3033 | |
3034 void Assembler::fcompp() { | |
3035 emit_byte(0xDE); | |
3036 emit_byte(0xD9); | |
3037 } | |
3038 | |
3039 void Assembler::fcos() { | |
3040 emit_byte(0xD9); | |
0 | 3041 emit_byte(0xFF); |
304 | 3042 } |
3043 | |
3044 void Assembler::fdecstp() { | |
3045 emit_byte(0xD9); | |
3046 emit_byte(0xF6); | |
3047 } | |
3048 | |
3049 void Assembler::fdiv(int i) { | |
3050 emit_farith(0xD8, 0xF0, i); | |
3051 } | |
3052 | |
3053 void Assembler::fdiv_d(Address src) { | |
3054 InstructionMark im(this); | |
3055 emit_byte(0xDC); | |
3056 emit_operand32(rsi, src); | |
3057 } | |
3058 | |
3059 void Assembler::fdiv_s(Address src) { | |
3060 InstructionMark im(this); | |
3061 emit_byte(0xD8); | |
3062 emit_operand32(rsi, src); | |
3063 } | |
3064 | |
3065 void Assembler::fdiva(int i) { | |
3066 emit_farith(0xDC, 0xF8, i); | |
3067 } | |
3068 | |
3069 // Note: The Intel manual (Pentium Processor User's Manual, Vol.3, 1994) | |
3070 // is erroneous for some of the floating-point instructions below. | |
3071 | |
3072 void Assembler::fdivp(int i) { | |
3073 emit_farith(0xDE, 0xF8, i); // ST(0) <- ST(0) / ST(1) and pop (Intel manual wrong) | |
3074 } | |
3075 | |
3076 void Assembler::fdivr(int i) { | |
3077 emit_farith(0xD8, 0xF8, i); | |
3078 } | |
3079 | |
3080 void Assembler::fdivr_d(Address src) { | |
3081 InstructionMark im(this); | |
3082 emit_byte(0xDC); | |
3083 emit_operand32(rdi, src); | |
3084 } | |
3085 | |
3086 void Assembler::fdivr_s(Address src) { | |
3087 InstructionMark im(this); | |
3088 emit_byte(0xD8); | |
3089 emit_operand32(rdi, src); | |
3090 } | |
3091 | |
3092 void Assembler::fdivra(int i) { | |
3093 emit_farith(0xDC, 0xF0, i); | |
3094 } | |
3095 | |
3096 void Assembler::fdivrp(int i) { | |
3097 emit_farith(0xDE, 0xF0, i); // ST(0) <- ST(1) / ST(0) and pop (Intel manual wrong) | |
3098 } | |
3099 | |
3100 void Assembler::ffree(int i) { | |
3101 emit_farith(0xDD, 0xC0, i); | |
3102 } | |
3103 | |
3104 void Assembler::fild_d(Address adr) { | |
3105 InstructionMark im(this); | |
3106 emit_byte(0xDF); | |
3107 emit_operand32(rbp, adr); | |
3108 } | |
3109 | |
3110 void Assembler::fild_s(Address adr) { | |
3111 InstructionMark im(this); | |
3112 emit_byte(0xDB); | |
3113 emit_operand32(rax, adr); | |
3114 } | |
3115 | |
3116 void Assembler::fincstp() { | |
3117 emit_byte(0xD9); | |
3118 emit_byte(0xF7); | |
3119 } | |
3120 | |
3121 void Assembler::finit() { | |
3122 emit_byte(0x9B); | |
3123 emit_byte(0xDB); | |
3124 emit_byte(0xE3); | |
3125 } | |
3126 | |
3127 void Assembler::fist_s(Address adr) { | |
3128 InstructionMark im(this); | |
3129 emit_byte(0xDB); | |
3130 emit_operand32(rdx, adr); | |
3131 } | |
3132 | |
3133 void Assembler::fistp_d(Address adr) { | |
3134 InstructionMark im(this); | |
3135 emit_byte(0xDF); | |
3136 emit_operand32(rdi, adr); | |
3137 } | |
3138 | |
3139 void Assembler::fistp_s(Address adr) { | |
3140 InstructionMark im(this); | |
3141 emit_byte(0xDB); | |
3142 emit_operand32(rbx, adr); | |
3143 } | |
0 | 3144 |
3145 void Assembler::fld1() { | |
3146 emit_byte(0xD9); | |
3147 emit_byte(0xE8); | |
3148 } | |
3149 | |
304 | 3150 void Assembler::fld_d(Address adr) { |
3151 InstructionMark im(this); | |
3152 emit_byte(0xDD); | |
3153 emit_operand32(rax, adr); | |
3154 } | |
0 | 3155 |
3156 void Assembler::fld_s(Address adr) { | |
3157 InstructionMark im(this); | |
3158 emit_byte(0xD9); | |
304 | 3159 emit_operand32(rax, adr); |
3160 } | |
3161 | |
3162 | |
3163 void Assembler::fld_s(int index) { | |
0 | 3164 emit_farith(0xD9, 0xC0, index); |
3165 } | |
3166 | |
3167 void Assembler::fld_x(Address adr) { | |
3168 InstructionMark im(this); | |
3169 emit_byte(0xDB); | |
304 | 3170 emit_operand32(rbp, adr); |
3171 } | |
3172 | |
3173 void Assembler::fldcw(Address src) { | |
3174 InstructionMark im(this); | |
3175 emit_byte(0xd9); | |
3176 emit_operand32(rbp, src); | |
3177 } | |
3178 | |
3179 void Assembler::fldenv(Address src) { | |
0 | 3180 InstructionMark im(this); |
3181 emit_byte(0xD9); | |
304 | 3182 emit_operand32(rsp, src); |
3183 } | |
3184 | |
3185 void Assembler::fldlg2() { | |
0 | 3186 emit_byte(0xD9); |
304 | 3187 emit_byte(0xEC); |
3188 } | |
0 | 3189 |
3190 void Assembler::fldln2() { | |
3191 emit_byte(0xD9); | |
3192 emit_byte(0xED); | |
3193 } | |
3194 | |
304 | 3195 void Assembler::fldz() { |
0 | 3196 emit_byte(0xD9); |
304 | 3197 emit_byte(0xEE); |
3198 } | |
0 | 3199 |
3200 void Assembler::flog() { | |
3201 fldln2(); | |
3202 fxch(); | |
3203 fyl2x(); | |
3204 } | |
3205 | |
3206 void Assembler::flog10() { | |
3207 fldlg2(); | |
3208 fxch(); | |
3209 fyl2x(); | |
3210 } | |
3211 | |
304 | 3212 void Assembler::fmul(int i) { |
3213 emit_farith(0xD8, 0xC8, i); | |
3214 } | |
3215 | |
3216 void Assembler::fmul_d(Address src) { | |
3217 InstructionMark im(this); | |
3218 emit_byte(0xDC); | |
3219 emit_operand32(rcx, src); | |
3220 } | |
3221 | |
3222 void Assembler::fmul_s(Address src) { | |
3223 InstructionMark im(this); | |
3224 emit_byte(0xD8); | |
3225 emit_operand32(rcx, src); | |
3226 } | |
3227 | |
3228 void Assembler::fmula(int i) { | |
3229 emit_farith(0xDC, 0xC8, i); | |
3230 } | |
3231 | |
3232 void Assembler::fmulp(int i) { | |
3233 emit_farith(0xDE, 0xC8, i); | |
3234 } | |
3235 | |
3236 void Assembler::fnsave(Address dst) { | |
3237 InstructionMark im(this); | |
3238 emit_byte(0xDD); | |
3239 emit_operand32(rsi, dst); | |
3240 } | |
3241 | |
3242 void Assembler::fnstcw(Address src) { | |
3243 InstructionMark im(this); | |
3244 emit_byte(0x9B); | |
3245 emit_byte(0xD9); | |
3246 emit_operand32(rdi, src); | |
3247 } | |
3248 | |
3249 void Assembler::fnstsw_ax() { | |
3250 emit_byte(0xdF); | |
3251 emit_byte(0xE0); | |
3252 } | |
3253 | |
3254 void Assembler::fprem() { | |
3255 emit_byte(0xD9); | |
3256 emit_byte(0xF8); | |
3257 } | |
3258 | |
3259 void Assembler::fprem1() { | |
3260 emit_byte(0xD9); | |
3261 emit_byte(0xF5); | |
3262 } | |
3263 | |
3264 void Assembler::frstor(Address src) { | |
3265 InstructionMark im(this); | |
3266 emit_byte(0xDD); | |
3267 emit_operand32(rsp, src); | |
3268 } | |
0 | 3269 |
3270 void Assembler::fsin() { | |
3271 emit_byte(0xD9); | |
3272 emit_byte(0xFE); | |
3273 } | |
3274 | |
304 | 3275 void Assembler::fsqrt() { |
3276 emit_byte(0xD9); | |
3277 emit_byte(0xFA); | |
3278 } | |
3279 | |
3280 void Assembler::fst_d(Address adr) { | |
3281 InstructionMark im(this); | |
3282 emit_byte(0xDD); | |
3283 emit_operand32(rdx, adr); | |
3284 } | |
3285 | |
3286 void Assembler::fst_s(Address adr) { | |
3287 InstructionMark im(this); | |
3288 emit_byte(0xD9); | |
3289 emit_operand32(rdx, adr); | |
3290 } | |
3291 | |
3292 void Assembler::fstp_d(Address adr) { | |
3293 InstructionMark im(this); | |
3294 emit_byte(0xDD); | |
3295 emit_operand32(rbx, adr); | |
3296 } | |
3297 | |
3298 void Assembler::fstp_d(int index) { | |
3299 emit_farith(0xDD, 0xD8, index); | |
3300 } | |
3301 | |
3302 void Assembler::fstp_s(Address adr) { | |
3303 InstructionMark im(this); | |
0 | 3304 emit_byte(0xD9); |
304 | 3305 emit_operand32(rbx, adr); |
3306 } | |
3307 | |
3308 void Assembler::fstp_x(Address adr) { | |
3309 InstructionMark im(this); | |
3310 emit_byte(0xDB); | |
3311 emit_operand32(rdi, adr); | |
3312 } | |
3313 | |
3314 void Assembler::fsub(int i) { | |
3315 emit_farith(0xD8, 0xE0, i); | |
3316 } | |
3317 | |
3318 void Assembler::fsub_d(Address src) { | |
3319 InstructionMark im(this); | |
3320 emit_byte(0xDC); | |
3321 emit_operand32(rsp, src); | |
3322 } | |
3323 | |
3324 void Assembler::fsub_s(Address src) { | |
3325 InstructionMark im(this); | |
3326 emit_byte(0xD8); | |
3327 emit_operand32(rsp, src); | |
3328 } | |
3329 | |
3330 void Assembler::fsuba(int i) { | |
3331 emit_farith(0xDC, 0xE8, i); | |
3332 } | |
3333 | |
3334 void Assembler::fsubp(int i) { | |
3335 emit_farith(0xDE, 0xE8, i); // ST(0) <- ST(0) - ST(1) and pop (Intel manual wrong) | |
3336 } | |
3337 | |
3338 void Assembler::fsubr(int i) { | |
3339 emit_farith(0xD8, 0xE8, i); | |
3340 } | |
3341 | |
3342 void Assembler::fsubr_d(Address src) { | |
3343 InstructionMark im(this); | |
3344 emit_byte(0xDC); | |
3345 emit_operand32(rbp, src); | |
3346 } | |
3347 | |
3348 void Assembler::fsubr_s(Address src) { | |
3349 InstructionMark im(this); | |
3350 emit_byte(0xD8); | |
3351 emit_operand32(rbp, src); | |
3352 } | |
3353 | |
3354 void Assembler::fsubra(int i) { | |
3355 emit_farith(0xDC, 0xE0, i); | |
3356 } | |
3357 | |
3358 void Assembler::fsubrp(int i) { | |
3359 emit_farith(0xDE, 0xE0, i); // ST(0) <- ST(1) - ST(0) and pop (Intel manual wrong) | |
0 | 3360 } |
3361 | |
3362 void Assembler::ftan() { | |
3363 emit_byte(0xD9); | |
3364 emit_byte(0xF2); | |
3365 emit_byte(0xDD); | |
3366 emit_byte(0xD8); | |
3367 } | |
3368 | |
304 | 3369 void Assembler::ftst() { |
0 | 3370 emit_byte(0xD9); |
304 | 3371 emit_byte(0xE4); |
3372 } | |
0 | 3373 |
3374 void Assembler::fucomi(int i) { | |
3375 // make sure the instruction is supported (introduced for P6, together with cmov) | |
3376 guarantee(VM_Version::supports_cmov(), "illegal instruction"); | |
3377 emit_farith(0xDB, 0xE8, i); | |
3378 } | |
3379 | |
3380 void Assembler::fucomip(int i) { | |
3381 // make sure the instruction is supported (introduced for P6, together with cmov) | |
3382 guarantee(VM_Version::supports_cmov(), "illegal instruction"); | |
3383 emit_farith(0xDF, 0xE8, i); | |
3384 } | |
3385 | |
3386 void Assembler::fwait() { | |
3387 emit_byte(0x9B); | |
3388 } | |
3389 | |
304 | 3390 void Assembler::fxch(int i) { |
3391 emit_farith(0xD9, 0xC8, i); | |
3392 } | |
3393 | |
3394 void Assembler::fyl2x() { | |
0 | 3395 emit_byte(0xD9); |
304 | 3396 emit_byte(0xF1); |
3397 } | |
3398 | |
3399 | |
3400 #ifndef _LP64 | |
3401 | |
3402 void Assembler::incl(Register dst) { | |
3403 // Don't use it directly. Use MacroAssembler::incrementl() instead. | |
3404 emit_byte(0x40 | dst->encoding()); | |
3405 } | |
3406 | |
3407 void Assembler::lea(Register dst, Address src) { | |
3408 leal(dst, src); | |
3409 } | |
3410 | |
3411 void Assembler::mov_literal32(Address dst, int32_t imm32, RelocationHolder const& rspec) { | |
3412 InstructionMark im(this); | |
3413 emit_byte(0xC7); | |
3414 emit_operand(rax, dst); | |
3415 emit_data((int)imm32, rspec, 0); | |
3416 } | |
3417 | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3418 void Assembler::mov_literal32(Register dst, int32_t imm32, RelocationHolder const& rspec) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3419 InstructionMark im(this); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3420 int encode = prefix_and_encode(dst->encoding()); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3421 emit_byte(0xB8 | encode); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3422 emit_data((int)imm32, rspec, 0); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3423 } |
304 | 3424 |
3425 void Assembler::popa() { // 32bit | |
3426 emit_byte(0x61); | |
3427 } | |
3428 | |
3429 void Assembler::push_literal32(int32_t imm32, RelocationHolder const& rspec) { | |
3430 InstructionMark im(this); | |
3431 emit_byte(0x68); | |
3432 emit_data(imm32, rspec, 0); | |
3433 } | |
3434 | |
3435 void Assembler::pusha() { // 32bit | |
3436 emit_byte(0x60); | |
3437 } | |
3438 | |
3439 void Assembler::set_byte_if_not_zero(Register dst) { | |
0 | 3440 emit_byte(0x0F); |
304 | 3441 emit_byte(0x95); |
3442 emit_byte(0xE0 | dst->encoding()); | |
3443 } | |
3444 | |
3445 void Assembler::shldl(Register dst, Register src) { | |
0 | 3446 emit_byte(0x0F); |
304 | 3447 emit_byte(0xA5); |
3448 emit_byte(0xC0 | src->encoding() << 3 | dst->encoding()); | |
3449 } | |
3450 | |
3451 void Assembler::shrdl(Register dst, Register src) { | |
0 | 3452 emit_byte(0x0F); |
304 | 3453 emit_byte(0xAD); |
3454 emit_byte(0xC0 | src->encoding() << 3 | dst->encoding()); | |
3455 } | |
3456 | |
3457 #else // LP64 | |
3458 | |
1369 | 3459 void Assembler::set_byte_if_not_zero(Register dst) { |
3460 int enc = prefix_and_encode(dst->encoding(), true); | |
3461 emit_byte(0x0F); | |
3462 emit_byte(0x95); | |
3463 emit_byte(0xE0 | enc); | |
3464 } | |
3465 | |
304 | 3466 // 64bit only pieces of the assembler |
3467 // This should only be used by 64bit instructions that can use rip-relative | |
3468 // it cannot be used by instructions that want an immediate value. | |
3469 | |
3470 bool Assembler::reachable(AddressLiteral adr) { | |
3471 int64_t disp; | |
3472 // None will force a 64bit literal to the code stream. Likely a placeholder | |
3473 // for something that will be patched later and we need to certain it will | |
3474 // always be reachable. | |
3475 if (adr.reloc() == relocInfo::none) { | |
3476 return false; | |
3477 } | |
3478 if (adr.reloc() == relocInfo::internal_word_type) { | |
3479 // This should be rip relative and easily reachable. | |
3480 return true; | |
3481 } | |
3482 if (adr.reloc() == relocInfo::virtual_call_type || | |
3483 adr.reloc() == relocInfo::opt_virtual_call_type || | |
3484 adr.reloc() == relocInfo::static_call_type || | |
3485 adr.reloc() == relocInfo::static_stub_type ) { | |
3486 // This should be rip relative within the code cache and easily | |
3487 // reachable until we get huge code caches. (At which point | |
3488 // ic code is going to have issues). | |
3489 return true; | |
3490 } | |
3491 if (adr.reloc() != relocInfo::external_word_type && | |
3492 adr.reloc() != relocInfo::poll_return_type && // these are really external_word but need special | |
3493 adr.reloc() != relocInfo::poll_type && // relocs to identify them | |
3494 adr.reloc() != relocInfo::runtime_call_type ) { | |
3495 return false; | |
3496 } | |
3497 | |
3498 // Stress the correction code | |
3499 if (ForceUnreachable) { | |
3500 // Must be runtimecall reloc, see if it is in the codecache | |
3501 // Flipping stuff in the codecache to be unreachable causes issues | |
3502 // with things like inline caches where the additional instructions | |
3503 // are not handled. | |
3504 if (CodeCache::find_blob(adr._target) == NULL) { | |
3505 return false; | |
3506 } | |
3507 } | |
3508 // For external_word_type/runtime_call_type if it is reachable from where we | |
3509 // are now (possibly a temp buffer) and where we might end up | |
3510 // anywhere in the codeCache then we are always reachable. | |
3511 // This would have to change if we ever save/restore shared code | |
3512 // to be more pessimistic. | |
3513 disp = (int64_t)adr._target - ((int64_t)CodeCache::low_bound() + sizeof(int)); | |
3514 if (!is_simm32(disp)) return false; | |
3515 disp = (int64_t)adr._target - ((int64_t)CodeCache::high_bound() + sizeof(int)); | |
3516 if (!is_simm32(disp)) return false; | |
3517 | |
3518 disp = (int64_t)adr._target - ((int64_t)_code_pos + sizeof(int)); | |
3519 | |
3520 // Because rip relative is a disp + address_of_next_instruction and we | |
3521 // don't know the value of address_of_next_instruction we apply a fudge factor | |
3522 // to make sure we will be ok no matter the size of the instruction we get placed into. | |
3523 // We don't have to fudge the checks above here because they are already worst case. | |
3524 | |
3525 // 12 == override/rex byte, opcode byte, rm byte, sib byte, a 4-byte disp , 4-byte literal | |
3526 // + 4 because better safe than sorry. | |
3527 const int fudge = 12 + 4; | |
3528 if (disp < 0) { | |
3529 disp -= fudge; | |
3530 } else { | |
3531 disp += fudge; | |
3532 } | |
3533 return is_simm32(disp); | |
3534 } | |
3535 | |
2404
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3536 // Check if the polling page is not reachable from the code cache using rip-relative |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3537 // addressing. |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3538 bool Assembler::is_polling_page_far() { |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3539 intptr_t addr = (intptr_t)os::get_polling_page(); |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3540 return !is_simm32(addr - (intptr_t)CodeCache::low_bound()) || |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3541 !is_simm32(addr - (intptr_t)CodeCache::high_bound()); |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3542 } |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
3543 |
304 | 3544 void Assembler::emit_data64(jlong data, |
3545 relocInfo::relocType rtype, | |
3546 int format) { | |
3547 if (rtype == relocInfo::none) { | |
3548 emit_long64(data); | |
3549 } else { | |
3550 emit_data64(data, Relocation::spec_simple(rtype), format); | |
3551 } | |
3552 } | |
3553 | |
3554 void Assembler::emit_data64(jlong data, | |
3555 RelocationHolder const& rspec, | |
3556 int format) { | |
3557 assert(imm_operand == 0, "default format must be immediate in this file"); | |
3558 assert(imm_operand == format, "must be immediate"); | |
3559 assert(inst_mark() != NULL, "must be inside InstructionMark"); | |
3560 // Do not use AbstractAssembler::relocate, which is not intended for | |
3561 // embedded words. Instead, relocate to the enclosing instruction. | |
3562 code_section()->relocate(inst_mark(), rspec, format); | |
3563 #ifdef ASSERT | |
3564 check_relocation(rspec, format); | |
3565 #endif | |
3566 emit_long64(data); | |
3567 } | |
3568 | |
3569 int Assembler::prefix_and_encode(int reg_enc, bool byteinst) { | |
3570 if (reg_enc >= 8) { | |
3571 prefix(REX_B); | |
3572 reg_enc -= 8; | |
3573 } else if (byteinst && reg_enc >= 4) { | |
3574 prefix(REX); | |
3575 } | |
3576 return reg_enc; | |
3577 } | |
3578 | |
3579 int Assembler::prefixq_and_encode(int reg_enc) { | |
3580 if (reg_enc < 8) { | |
3581 prefix(REX_W); | |
3582 } else { | |
3583 prefix(REX_WB); | |
3584 reg_enc -= 8; | |
3585 } | |
3586 return reg_enc; | |
3587 } | |
3588 | |
3589 int Assembler::prefix_and_encode(int dst_enc, int src_enc, bool byteinst) { | |
3590 if (dst_enc < 8) { | |
3591 if (src_enc >= 8) { | |
3592 prefix(REX_B); | |
3593 src_enc -= 8; | |
3594 } else if (byteinst && src_enc >= 4) { | |
3595 prefix(REX); | |
3596 } | |
3597 } else { | |
3598 if (src_enc < 8) { | |
3599 prefix(REX_R); | |
3600 } else { | |
3601 prefix(REX_RB); | |
3602 src_enc -= 8; | |
3603 } | |
3604 dst_enc -= 8; | |
3605 } | |
3606 return dst_enc << 3 | src_enc; | |
3607 } | |
3608 | |
3609 int Assembler::prefixq_and_encode(int dst_enc, int src_enc) { | |
3610 if (dst_enc < 8) { | |
3611 if (src_enc < 8) { | |
3612 prefix(REX_W); | |
3613 } else { | |
3614 prefix(REX_WB); | |
3615 src_enc -= 8; | |
3616 } | |
3617 } else { | |
3618 if (src_enc < 8) { | |
3619 prefix(REX_WR); | |
3620 } else { | |
3621 prefix(REX_WRB); | |
3622 src_enc -= 8; | |
3623 } | |
3624 dst_enc -= 8; | |
3625 } | |
3626 return dst_enc << 3 | src_enc; | |
3627 } | |
3628 | |
3629 void Assembler::prefix(Register reg) { | |
3630 if (reg->encoding() >= 8) { | |
3631 prefix(REX_B); | |
3632 } | |
3633 } | |
3634 | |
3635 void Assembler::prefix(Address adr) { | |
3636 if (adr.base_needs_rex()) { | |
3637 if (adr.index_needs_rex()) { | |
3638 prefix(REX_XB); | |
3639 } else { | |
3640 prefix(REX_B); | |
3641 } | |
3642 } else { | |
3643 if (adr.index_needs_rex()) { | |
3644 prefix(REX_X); | |
3645 } | |
3646 } | |
3647 } | |
3648 | |
3649 void Assembler::prefixq(Address adr) { | |
3650 if (adr.base_needs_rex()) { | |
3651 if (adr.index_needs_rex()) { | |
3652 prefix(REX_WXB); | |
3653 } else { | |
3654 prefix(REX_WB); | |
3655 } | |
3656 } else { | |
3657 if (adr.index_needs_rex()) { | |
3658 prefix(REX_WX); | |
3659 } else { | |
3660 prefix(REX_W); | |
3661 } | |
3662 } | |
3663 } | |
3664 | |
3665 | |
3666 void Assembler::prefix(Address adr, Register reg, bool byteinst) { | |
3667 if (reg->encoding() < 8) { | |
3668 if (adr.base_needs_rex()) { | |
3669 if (adr.index_needs_rex()) { | |
3670 prefix(REX_XB); | |
3671 } else { | |
3672 prefix(REX_B); | |
3673 } | |
3674 } else { | |
3675 if (adr.index_needs_rex()) { | |
3676 prefix(REX_X); | |
3677 } else if (reg->encoding() >= 4 ) { | |
3678 prefix(REX); | |
3679 } | |
3680 } | |
3681 } else { | |
3682 if (adr.base_needs_rex()) { | |
3683 if (adr.index_needs_rex()) { | |
3684 prefix(REX_RXB); | |
3685 } else { | |
3686 prefix(REX_RB); | |
3687 } | |
3688 } else { | |
3689 if (adr.index_needs_rex()) { | |
3690 prefix(REX_RX); | |
3691 } else { | |
3692 prefix(REX_R); | |
3693 } | |
3694 } | |
3695 } | |
3696 } | |
3697 | |
3698 void Assembler::prefixq(Address adr, Register src) { | |
3699 if (src->encoding() < 8) { | |
3700 if (adr.base_needs_rex()) { | |
3701 if (adr.index_needs_rex()) { | |
3702 prefix(REX_WXB); | |
3703 } else { | |
3704 prefix(REX_WB); | |
3705 } | |
3706 } else { | |
3707 if (adr.index_needs_rex()) { | |
3708 prefix(REX_WX); | |
3709 } else { | |
3710 prefix(REX_W); | |
3711 } | |
3712 } | |
3713 } else { | |
3714 if (adr.base_needs_rex()) { | |
3715 if (adr.index_needs_rex()) { | |
3716 prefix(REX_WRXB); | |
3717 } else { | |
3718 prefix(REX_WRB); | |
3719 } | |
3720 } else { | |
3721 if (adr.index_needs_rex()) { | |
3722 prefix(REX_WRX); | |
3723 } else { | |
3724 prefix(REX_WR); | |
3725 } | |
3726 } | |
3727 } | |
3728 } | |
3729 | |
3730 void Assembler::prefix(Address adr, XMMRegister reg) { | |
3731 if (reg->encoding() < 8) { | |
3732 if (adr.base_needs_rex()) { | |
3733 if (adr.index_needs_rex()) { | |
3734 prefix(REX_XB); | |
3735 } else { | |
3736 prefix(REX_B); | |
3737 } | |
3738 } else { | |
3739 if (adr.index_needs_rex()) { | |
3740 prefix(REX_X); | |
3741 } | |
3742 } | |
3743 } else { | |
3744 if (adr.base_needs_rex()) { | |
3745 if (adr.index_needs_rex()) { | |
3746 prefix(REX_RXB); | |
3747 } else { | |
3748 prefix(REX_RB); | |
3749 } | |
3750 } else { | |
3751 if (adr.index_needs_rex()) { | |
3752 prefix(REX_RX); | |
3753 } else { | |
3754 prefix(REX_R); | |
3755 } | |
3756 } | |
3757 } | |
3758 } | |
3759 | |
3760 void Assembler::adcq(Register dst, int32_t imm32) { | |
3761 (void) prefixq_and_encode(dst->encoding()); | |
3762 emit_arith(0x81, 0xD0, dst, imm32); | |
3763 } | |
3764 | |
3765 void Assembler::adcq(Register dst, Address src) { | |
3766 InstructionMark im(this); | |
3767 prefixq(src, dst); | |
3768 emit_byte(0x13); | |
3769 emit_operand(dst, src); | |
3770 } | |
3771 | |
3772 void Assembler::adcq(Register dst, Register src) { | |
3773 (int) prefixq_and_encode(dst->encoding(), src->encoding()); | |
3774 emit_arith(0x13, 0xC0, dst, src); | |
3775 } | |
3776 | |
3777 void Assembler::addq(Address dst, int32_t imm32) { | |
3778 InstructionMark im(this); | |
3779 prefixq(dst); | |
3780 emit_arith_operand(0x81, rax, dst,imm32); | |
3781 } | |
3782 | |
3783 void Assembler::addq(Address dst, Register src) { | |
3784 InstructionMark im(this); | |
3785 prefixq(dst, src); | |
3786 emit_byte(0x01); | |
3787 emit_operand(src, dst); | |
3788 } | |
3789 | |
3790 void Assembler::addq(Register dst, int32_t imm32) { | |
3791 (void) prefixq_and_encode(dst->encoding()); | |
3792 emit_arith(0x81, 0xC0, dst, imm32); | |
3793 } | |
3794 | |
3795 void Assembler::addq(Register dst, Address src) { | |
3796 InstructionMark im(this); | |
3797 prefixq(src, dst); | |
3798 emit_byte(0x03); | |
3799 emit_operand(dst, src); | |
3800 } | |
3801 | |
3802 void Assembler::addq(Register dst, Register src) { | |
3803 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
3804 emit_arith(0x03, 0xC0, dst, src); | |
3805 } | |
3806 | |
3807 void Assembler::andq(Register dst, int32_t imm32) { | |
3808 (void) prefixq_and_encode(dst->encoding()); | |
3809 emit_arith(0x81, 0xE0, dst, imm32); | |
3810 } | |
3811 | |
3812 void Assembler::andq(Register dst, Address src) { | |
3813 InstructionMark im(this); | |
3814 prefixq(src, dst); | |
3815 emit_byte(0x23); | |
3816 emit_operand(dst, src); | |
3817 } | |
3818 | |
3819 void Assembler::andq(Register dst, Register src) { | |
3820 (int) prefixq_and_encode(dst->encoding(), src->encoding()); | |
3821 emit_arith(0x23, 0xC0, dst, src); | |
3822 } | |
3823 | |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3824 void Assembler::bsfq(Register dst, Register src) { |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3825 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3826 emit_byte(0x0F); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3827 emit_byte(0xBC); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3828 emit_byte(0xC0 | encode); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3829 } |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3830 |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3831 void Assembler::bsrq(Register dst, Register src) { |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3832 assert(!VM_Version::supports_lzcnt(), "encoding is treated as LZCNT"); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3833 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3834 emit_byte(0x0F); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3835 emit_byte(0xBD); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3836 emit_byte(0xC0 | encode); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3837 } |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3838 |
304 | 3839 void Assembler::bswapq(Register reg) { |
3840 int encode = prefixq_and_encode(reg->encoding()); | |
3841 emit_byte(0x0F); | |
3842 emit_byte(0xC8 | encode); | |
3843 } | |
3844 | |
3845 void Assembler::cdqq() { | |
3846 prefix(REX_W); | |
3847 emit_byte(0x99); | |
3848 } | |
3849 | |
3850 void Assembler::clflush(Address adr) { | |
3851 prefix(adr); | |
3852 emit_byte(0x0F); | |
3853 emit_byte(0xAE); | |
3854 emit_operand(rdi, adr); | |
3855 } | |
3856 | |
3857 void Assembler::cmovq(Condition cc, Register dst, Register src) { | |
3858 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
3859 emit_byte(0x0F); | |
3860 emit_byte(0x40 | cc); | |
3861 emit_byte(0xC0 | encode); | |
3862 } | |
3863 | |
3864 void Assembler::cmovq(Condition cc, Register dst, Address src) { | |
3865 InstructionMark im(this); | |
3866 prefixq(src, dst); | |
3867 emit_byte(0x0F); | |
3868 emit_byte(0x40 | cc); | |
3869 emit_operand(dst, src); | |
3870 } | |
3871 | |
3872 void Assembler::cmpq(Address dst, int32_t imm32) { | |
3873 InstructionMark im(this); | |
3874 prefixq(dst); | |
3875 emit_byte(0x81); | |
3876 emit_operand(rdi, dst, 4); | |
3877 emit_long(imm32); | |
3878 } | |
3879 | |
3880 void Assembler::cmpq(Register dst, int32_t imm32) { | |
3881 (void) prefixq_and_encode(dst->encoding()); | |
3882 emit_arith(0x81, 0xF8, dst, imm32); | |
3883 } | |
3884 | |
3885 void Assembler::cmpq(Address dst, Register src) { | |
3886 InstructionMark im(this); | |
3887 prefixq(dst, src); | |
3888 emit_byte(0x3B); | |
3889 emit_operand(src, dst); | |
3890 } | |
3891 | |
3892 void Assembler::cmpq(Register dst, Register src) { | |
3893 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
3894 emit_arith(0x3B, 0xC0, dst, src); | |
3895 } | |
3896 | |
3897 void Assembler::cmpq(Register dst, Address src) { | |
3898 InstructionMark im(this); | |
3899 prefixq(src, dst); | |
3900 emit_byte(0x3B); | |
3901 emit_operand(dst, src); | |
3902 } | |
3903 | |
3904 void Assembler::cmpxchgq(Register reg, Address adr) { | |
3905 InstructionMark im(this); | |
3906 prefixq(adr, reg); | |
3907 emit_byte(0x0F); | |
3908 emit_byte(0xB1); | |
3909 emit_operand(reg, adr); | |
3910 } | |
3911 | |
3912 void Assembler::cvtsi2sdq(XMMRegister dst, Register src) { | |
3913 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
3914 emit_byte(0xF2); | |
3915 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
3916 emit_byte(0x0F); | |
3917 emit_byte(0x2A); | |
3918 emit_byte(0xC0 | encode); | |
3919 } | |
3920 | |
3921 void Assembler::cvtsi2ssq(XMMRegister dst, Register src) { | |
3922 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
3923 emit_byte(0xF3); | |
3924 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
3925 emit_byte(0x0F); | |
3926 emit_byte(0x2A); | |
3927 emit_byte(0xC0 | encode); | |
3928 } | |
3929 | |
3930 void Assembler::cvttsd2siq(Register dst, XMMRegister src) { | |
3931 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
3932 emit_byte(0xF2); | |
3933 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
3934 emit_byte(0x0F); | |
3935 emit_byte(0x2C); | |
3936 emit_byte(0xC0 | encode); | |
3937 } | |
3938 | |
3939 void Assembler::cvttss2siq(Register dst, XMMRegister src) { | |
3940 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
3941 emit_byte(0xF3); | |
3942 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
3943 emit_byte(0x0F); | |
3944 emit_byte(0x2C); | |
3945 emit_byte(0xC0 | encode); | |
3946 } | |
3947 | |
3948 void Assembler::decl(Register dst) { | |
3949 // Don't use it directly. Use MacroAssembler::decrementl() instead. | |
3950 // Use two-byte form (one-byte form is a REX prefix in 64-bit mode) | |
3951 int encode = prefix_and_encode(dst->encoding()); | |
3952 emit_byte(0xFF); | |
3953 emit_byte(0xC8 | encode); | |
3954 } | |
3955 | |
3956 void Assembler::decq(Register dst) { | |
3957 // Don't use it directly. Use MacroAssembler::decrementq() instead. | |
3958 // Use two-byte form (one-byte from is a REX prefix in 64-bit mode) | |
3959 int encode = prefixq_and_encode(dst->encoding()); | |
3960 emit_byte(0xFF); | |
3961 emit_byte(0xC8 | encode); | |
3962 } | |
3963 | |
3964 void Assembler::decq(Address dst) { | |
3965 // Don't use it directly. Use MacroAssembler::decrementq() instead. | |
3966 InstructionMark im(this); | |
3967 prefixq(dst); | |
3968 emit_byte(0xFF); | |
3969 emit_operand(rcx, dst); | |
3970 } | |
3971 | |
3972 void Assembler::fxrstor(Address src) { | |
3973 prefixq(src); | |
3974 emit_byte(0x0F); | |
3975 emit_byte(0xAE); | |
3976 emit_operand(as_Register(1), src); | |
3977 } | |
3978 | |
3979 void Assembler::fxsave(Address dst) { | |
3980 prefixq(dst); | |
3981 emit_byte(0x0F); | |
3982 emit_byte(0xAE); | |
3983 emit_operand(as_Register(0), dst); | |
3984 } | |
3985 | |
3986 void Assembler::idivq(Register src) { | |
3987 int encode = prefixq_and_encode(src->encoding()); | |
3988 emit_byte(0xF7); | |
3989 emit_byte(0xF8 | encode); | |
3990 } | |
3991 | |
3992 void Assembler::imulq(Register dst, Register src) { | |
3993 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
3994 emit_byte(0x0F); | |
3995 emit_byte(0xAF); | |
3996 emit_byte(0xC0 | encode); | |
3997 } | |
3998 | |
3999 void Assembler::imulq(Register dst, Register src, int value) { | |
4000 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4001 if (is8bit(value)) { | |
4002 emit_byte(0x6B); | |
4003 emit_byte(0xC0 | encode); | |
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1846
diff
changeset
|
4004 emit_byte(value & 0xFF); |
304 | 4005 } else { |
4006 emit_byte(0x69); | |
4007 emit_byte(0xC0 | encode); | |
4008 emit_long(value); | |
4009 } | |
4010 } | |
4011 | |
4012 void Assembler::incl(Register dst) { | |
4013 // Don't use it directly. Use MacroAssembler::incrementl() instead. | |
4014 // Use two-byte form (one-byte from is a REX prefix in 64-bit mode) | |
4015 int encode = prefix_and_encode(dst->encoding()); | |
4016 emit_byte(0xFF); | |
4017 emit_byte(0xC0 | encode); | |
4018 } | |
4019 | |
4020 void Assembler::incq(Register dst) { | |
4021 // Don't use it directly. Use MacroAssembler::incrementq() instead. | |
4022 // Use two-byte form (one-byte from is a REX prefix in 64-bit mode) | |
4023 int encode = prefixq_and_encode(dst->encoding()); | |
4024 emit_byte(0xFF); | |
4025 emit_byte(0xC0 | encode); | |
4026 } | |
4027 | |
4028 void Assembler::incq(Address dst) { | |
4029 // Don't use it directly. Use MacroAssembler::incrementq() instead. | |
4030 InstructionMark im(this); | |
4031 prefixq(dst); | |
4032 emit_byte(0xFF); | |
4033 emit_operand(rax, dst); | |
4034 } | |
4035 | |
4036 void Assembler::lea(Register dst, Address src) { | |
4037 leaq(dst, src); | |
4038 } | |
4039 | |
4040 void Assembler::leaq(Register dst, Address src) { | |
4041 InstructionMark im(this); | |
4042 prefixq(src, dst); | |
4043 emit_byte(0x8D); | |
4044 emit_operand(dst, src); | |
4045 } | |
4046 | |
4047 void Assembler::mov64(Register dst, int64_t imm64) { | |
4048 InstructionMark im(this); | |
4049 int encode = prefixq_and_encode(dst->encoding()); | |
4050 emit_byte(0xB8 | encode); | |
4051 emit_long64(imm64); | |
4052 } | |
4053 | |
4054 void Assembler::mov_literal64(Register dst, intptr_t imm64, RelocationHolder const& rspec) { | |
4055 InstructionMark im(this); | |
4056 int encode = prefixq_and_encode(dst->encoding()); | |
4057 emit_byte(0xB8 | encode); | |
4058 emit_data64(imm64, rspec); | |
4059 } | |
4060 | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4061 void Assembler::mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const& rspec) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4062 InstructionMark im(this); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4063 int encode = prefix_and_encode(dst->encoding()); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4064 emit_byte(0xB8 | encode); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4065 emit_data((int)imm32, rspec, narrow_oop_operand); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4066 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4067 |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4068 void Assembler::mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const& rspec) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4069 InstructionMark im(this); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4070 prefix(dst); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4071 emit_byte(0xC7); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4072 emit_operand(rax, dst, 4); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4073 emit_data((int)imm32, rspec, narrow_oop_operand); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4074 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4075 |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4076 void Assembler::cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const& rspec) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4077 InstructionMark im(this); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4078 int encode = prefix_and_encode(src1->encoding()); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4079 emit_byte(0x81); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4080 emit_byte(0xF8 | encode); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4081 emit_data((int)imm32, rspec, narrow_oop_operand); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4082 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4083 |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4084 void Assembler::cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const& rspec) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4085 InstructionMark im(this); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4086 prefix(src1); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4087 emit_byte(0x81); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4088 emit_operand(rax, src1, 4); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4089 emit_data((int)imm32, rspec, narrow_oop_operand); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4090 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4091 |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4092 void Assembler::lzcntq(Register dst, Register src) { |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4093 assert(VM_Version::supports_lzcnt(), "encoding is treated as BSR"); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4094 emit_byte(0xF3); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4095 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4096 emit_byte(0x0F); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4097 emit_byte(0xBD); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4098 emit_byte(0xC0 | encode); |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4099 } |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4100 |
304 | 4101 void Assembler::movdq(XMMRegister dst, Register src) { |
4102 // table D-1 says MMX/SSE2 | |
4103 NOT_LP64(assert(VM_Version::supports_sse2() || VM_Version::supports_mmx(), "")); | |
0 | 4104 emit_byte(0x66); |
304 | 4105 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
0 | 4106 emit_byte(0x0F); |
304 | 4107 emit_byte(0x6E); |
4108 emit_byte(0xC0 | encode); | |
4109 } | |
4110 | |
4111 void Assembler::movdq(Register dst, XMMRegister src) { | |
4112 // table D-1 says MMX/SSE2 | |
4113 NOT_LP64(assert(VM_Version::supports_sse2() || VM_Version::supports_mmx(), "")); | |
0 | 4114 emit_byte(0x66); |
304 | 4115 // swap src/dst to get correct prefix |
4116 int encode = prefixq_and_encode(src->encoding(), dst->encoding()); | |
0 | 4117 emit_byte(0x0F); |
4118 emit_byte(0x7E); | |
304 | 4119 emit_byte(0xC0 | encode); |
4120 } | |
4121 | |
4122 void Assembler::movq(Register dst, Register src) { | |
4123 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4124 emit_byte(0x8B); | |
4125 emit_byte(0xC0 | encode); | |
4126 } | |
4127 | |
4128 void Assembler::movq(Register dst, Address src) { | |
4129 InstructionMark im(this); | |
4130 prefixq(src, dst); | |
4131 emit_byte(0x8B); | |
4132 emit_operand(dst, src); | |
4133 } | |
4134 | |
4135 void Assembler::movq(Address dst, Register src) { | |
4136 InstructionMark im(this); | |
4137 prefixq(dst, src); | |
4138 emit_byte(0x89); | |
4139 emit_operand(src, dst); | |
4140 } | |
4141 | |
624 | 4142 void Assembler::movsbq(Register dst, Address src) { |
4143 InstructionMark im(this); | |
4144 prefixq(src, dst); | |
4145 emit_byte(0x0F); | |
4146 emit_byte(0xBE); | |
4147 emit_operand(dst, src); | |
4148 } | |
4149 | |
4150 void Assembler::movsbq(Register dst, Register src) { | |
4151 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4152 emit_byte(0x0F); | |
4153 emit_byte(0xBE); | |
4154 emit_byte(0xC0 | encode); | |
4155 } | |
4156 | |
304 | 4157 void Assembler::movslq(Register dst, int32_t imm32) { |
4158 // dbx shows movslq(rcx, 3) as movq $0x0000000049000000,(%rbx) | |
4159 // and movslq(r8, 3); as movl $0x0000000048000000,(%rbx) | |
4160 // as a result we shouldn't use until tested at runtime... | |
4161 ShouldNotReachHere(); | |
4162 InstructionMark im(this); | |
4163 int encode = prefixq_and_encode(dst->encoding()); | |
4164 emit_byte(0xC7 | encode); | |
4165 emit_long(imm32); | |
4166 } | |
4167 | |
4168 void Assembler::movslq(Address dst, int32_t imm32) { | |
4169 assert(is_simm32(imm32), "lost bits"); | |
4170 InstructionMark im(this); | |
4171 prefixq(dst); | |
4172 emit_byte(0xC7); | |
4173 emit_operand(rax, dst, 4); | |
4174 emit_long(imm32); | |
4175 } | |
4176 | |
4177 void Assembler::movslq(Register dst, Address src) { | |
4178 InstructionMark im(this); | |
4179 prefixq(src, dst); | |
4180 emit_byte(0x63); | |
4181 emit_operand(dst, src); | |
4182 } | |
4183 | |
4184 void Assembler::movslq(Register dst, Register src) { | |
4185 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4186 emit_byte(0x63); | |
4187 emit_byte(0xC0 | encode); | |
4188 } | |
4189 | |
624 | 4190 void Assembler::movswq(Register dst, Address src) { |
4191 InstructionMark im(this); | |
4192 prefixq(src, dst); | |
4193 emit_byte(0x0F); | |
4194 emit_byte(0xBF); | |
4195 emit_operand(dst, src); | |
4196 } | |
4197 | |
4198 void Assembler::movswq(Register dst, Register src) { | |
4199 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4200 emit_byte(0x0F); | |
4201 emit_byte(0xBF); | |
4202 emit_byte(0xC0 | encode); | |
4203 } | |
4204 | |
4205 void Assembler::movzbq(Register dst, Address src) { | |
4206 InstructionMark im(this); | |
4207 prefixq(src, dst); | |
4208 emit_byte(0x0F); | |
4209 emit_byte(0xB6); | |
4210 emit_operand(dst, src); | |
4211 } | |
4212 | |
4213 void Assembler::movzbq(Register dst, Register src) { | |
4214 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4215 emit_byte(0x0F); | |
4216 emit_byte(0xB6); | |
4217 emit_byte(0xC0 | encode); | |
4218 } | |
4219 | |
4220 void Assembler::movzwq(Register dst, Address src) { | |
4221 InstructionMark im(this); | |
4222 prefixq(src, dst); | |
4223 emit_byte(0x0F); | |
4224 emit_byte(0xB7); | |
4225 emit_operand(dst, src); | |
4226 } | |
4227 | |
4228 void Assembler::movzwq(Register dst, Register src) { | |
4229 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4230 emit_byte(0x0F); | |
4231 emit_byte(0xB7); | |
4232 emit_byte(0xC0 | encode); | |
4233 } | |
4234 | |
304 | 4235 void Assembler::negq(Register dst) { |
4236 int encode = prefixq_and_encode(dst->encoding()); | |
4237 emit_byte(0xF7); | |
4238 emit_byte(0xD8 | encode); | |
4239 } | |
4240 | |
4241 void Assembler::notq(Register dst) { | |
4242 int encode = prefixq_and_encode(dst->encoding()); | |
4243 emit_byte(0xF7); | |
4244 emit_byte(0xD0 | encode); | |
4245 } | |
4246 | |
4247 void Assembler::orq(Address dst, int32_t imm32) { | |
4248 InstructionMark im(this); | |
4249 prefixq(dst); | |
4250 emit_byte(0x81); | |
4251 emit_operand(rcx, dst, 4); | |
4252 emit_long(imm32); | |
4253 } | |
4254 | |
4255 void Assembler::orq(Register dst, int32_t imm32) { | |
4256 (void) prefixq_and_encode(dst->encoding()); | |
4257 emit_arith(0x81, 0xC8, dst, imm32); | |
4258 } | |
4259 | |
4260 void Assembler::orq(Register dst, Address src) { | |
4261 InstructionMark im(this); | |
4262 prefixq(src, dst); | |
4263 emit_byte(0x0B); | |
4264 emit_operand(dst, src); | |
4265 } | |
4266 | |
4267 void Assembler::orq(Register dst, Register src) { | |
4268 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
4269 emit_arith(0x0B, 0xC0, dst, src); | |
4270 } | |
4271 | |
4272 void Assembler::popa() { // 64bit | |
4273 movq(r15, Address(rsp, 0)); | |
4274 movq(r14, Address(rsp, wordSize)); | |
4275 movq(r13, Address(rsp, 2 * wordSize)); | |
4276 movq(r12, Address(rsp, 3 * wordSize)); | |
4277 movq(r11, Address(rsp, 4 * wordSize)); | |
4278 movq(r10, Address(rsp, 5 * wordSize)); | |
4279 movq(r9, Address(rsp, 6 * wordSize)); | |
4280 movq(r8, Address(rsp, 7 * wordSize)); | |
4281 movq(rdi, Address(rsp, 8 * wordSize)); | |
4282 movq(rsi, Address(rsp, 9 * wordSize)); | |
4283 movq(rbp, Address(rsp, 10 * wordSize)); | |
4284 // skip rsp | |
4285 movq(rbx, Address(rsp, 12 * wordSize)); | |
4286 movq(rdx, Address(rsp, 13 * wordSize)); | |
4287 movq(rcx, Address(rsp, 14 * wordSize)); | |
4288 movq(rax, Address(rsp, 15 * wordSize)); | |
4289 | |
4290 addq(rsp, 16 * wordSize); | |
4291 } | |
4292 | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4293 void Assembler::popcntq(Register dst, Address src) { |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4294 assert(VM_Version::supports_popcnt(), "must support"); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4295 InstructionMark im(this); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4296 emit_byte(0xF3); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4297 prefixq(src, dst); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4298 emit_byte(0x0F); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4299 emit_byte(0xB8); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4300 emit_operand(dst, src); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4301 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4302 |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4303 void Assembler::popcntq(Register dst, Register src) { |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4304 assert(VM_Version::supports_popcnt(), "must support"); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4305 emit_byte(0xF3); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4306 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4307 emit_byte(0x0F); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4308 emit_byte(0xB8); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4309 emit_byte(0xC0 | encode); |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4310 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4311 |
304 | 4312 void Assembler::popq(Address dst) { |
4313 InstructionMark im(this); | |
4314 prefixq(dst); | |
4315 emit_byte(0x8F); | |
4316 emit_operand(rax, dst); | |
4317 } | |
4318 | |
4319 void Assembler::pusha() { // 64bit | |
4320 // we have to store original rsp. ABI says that 128 bytes | |
4321 // below rsp are local scratch. | |
4322 movq(Address(rsp, -5 * wordSize), rsp); | |
4323 | |
4324 subq(rsp, 16 * wordSize); | |
4325 | |
4326 movq(Address(rsp, 15 * wordSize), rax); | |
4327 movq(Address(rsp, 14 * wordSize), rcx); | |
4328 movq(Address(rsp, 13 * wordSize), rdx); | |
4329 movq(Address(rsp, 12 * wordSize), rbx); | |
4330 // skip rsp | |
4331 movq(Address(rsp, 10 * wordSize), rbp); | |
4332 movq(Address(rsp, 9 * wordSize), rsi); | |
4333 movq(Address(rsp, 8 * wordSize), rdi); | |
4334 movq(Address(rsp, 7 * wordSize), r8); | |
4335 movq(Address(rsp, 6 * wordSize), r9); | |
4336 movq(Address(rsp, 5 * wordSize), r10); | |
4337 movq(Address(rsp, 4 * wordSize), r11); | |
4338 movq(Address(rsp, 3 * wordSize), r12); | |
4339 movq(Address(rsp, 2 * wordSize), r13); | |
4340 movq(Address(rsp, wordSize), r14); | |
4341 movq(Address(rsp, 0), r15); | |
4342 } | |
4343 | |
4344 void Assembler::pushq(Address src) { | |
4345 InstructionMark im(this); | |
4346 prefixq(src); | |
4347 emit_byte(0xFF); | |
4348 emit_operand(rsi, src); | |
4349 } | |
4350 | |
4351 void Assembler::rclq(Register dst, int imm8) { | |
4352 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
4353 int encode = prefixq_and_encode(dst->encoding()); | |
4354 if (imm8 == 1) { | |
4355 emit_byte(0xD1); | |
4356 emit_byte(0xD0 | encode); | |
4357 } else { | |
4358 emit_byte(0xC1); | |
4359 emit_byte(0xD0 | encode); | |
4360 emit_byte(imm8); | |
4361 } | |
4362 } | |
4363 void Assembler::sarq(Register dst, int imm8) { | |
4364 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
4365 int encode = prefixq_and_encode(dst->encoding()); | |
4366 if (imm8 == 1) { | |
4367 emit_byte(0xD1); | |
4368 emit_byte(0xF8 | encode); | |
4369 } else { | |
4370 emit_byte(0xC1); | |
4371 emit_byte(0xF8 | encode); | |
4372 emit_byte(imm8); | |
4373 } | |
4374 } | |
4375 | |
4376 void Assembler::sarq(Register dst) { | |
4377 int encode = prefixq_and_encode(dst->encoding()); | |
4378 emit_byte(0xD3); | |
4379 emit_byte(0xF8 | encode); | |
4380 } | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4381 |
304 | 4382 void Assembler::sbbq(Address dst, int32_t imm32) { |
4383 InstructionMark im(this); | |
4384 prefixq(dst); | |
4385 emit_arith_operand(0x81, rbx, dst, imm32); | |
4386 } | |
4387 | |
4388 void Assembler::sbbq(Register dst, int32_t imm32) { | |
4389 (void) prefixq_and_encode(dst->encoding()); | |
4390 emit_arith(0x81, 0xD8, dst, imm32); | |
4391 } | |
4392 | |
4393 void Assembler::sbbq(Register dst, Address src) { | |
4394 InstructionMark im(this); | |
4395 prefixq(src, dst); | |
4396 emit_byte(0x1B); | |
4397 emit_operand(dst, src); | |
4398 } | |
4399 | |
4400 void Assembler::sbbq(Register dst, Register src) { | |
4401 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
4402 emit_arith(0x1B, 0xC0, dst, src); | |
4403 } | |
4404 | |
4405 void Assembler::shlq(Register dst, int imm8) { | |
4406 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
4407 int encode = prefixq_and_encode(dst->encoding()); | |
4408 if (imm8 == 1) { | |
4409 emit_byte(0xD1); | |
4410 emit_byte(0xE0 | encode); | |
4411 } else { | |
4412 emit_byte(0xC1); | |
4413 emit_byte(0xE0 | encode); | |
4414 emit_byte(imm8); | |
4415 } | |
4416 } | |
4417 | |
4418 void Assembler::shlq(Register dst) { | |
4419 int encode = prefixq_and_encode(dst->encoding()); | |
4420 emit_byte(0xD3); | |
4421 emit_byte(0xE0 | encode); | |
4422 } | |
4423 | |
4424 void Assembler::shrq(Register dst, int imm8) { | |
4425 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
4426 int encode = prefixq_and_encode(dst->encoding()); | |
4427 emit_byte(0xC1); | |
4428 emit_byte(0xE8 | encode); | |
4429 emit_byte(imm8); | |
4430 } | |
4431 | |
4432 void Assembler::shrq(Register dst) { | |
4433 int encode = prefixq_and_encode(dst->encoding()); | |
4434 emit_byte(0xD3); | |
4435 emit_byte(0xE8 | encode); | |
4436 } | |
4437 | |
4438 void Assembler::subq(Address dst, int32_t imm32) { | |
4439 InstructionMark im(this); | |
4440 prefixq(dst); | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4441 emit_arith_operand(0x81, rbp, dst, imm32); |
304 | 4442 } |
4443 | |
4444 void Assembler::subq(Address dst, Register src) { | |
4445 InstructionMark im(this); | |
4446 prefixq(dst, src); | |
4447 emit_byte(0x29); | |
4448 emit_operand(src, dst); | |
4449 } | |
4450 | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4451 void Assembler::subq(Register dst, int32_t imm32) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4452 (void) prefixq_and_encode(dst->encoding()); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4453 emit_arith(0x81, 0xE8, dst, imm32); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4454 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4455 |
304 | 4456 void Assembler::subq(Register dst, Address src) { |
4457 InstructionMark im(this); | |
4458 prefixq(src, dst); | |
4459 emit_byte(0x2B); | |
4460 emit_operand(dst, src); | |
4461 } | |
4462 | |
4463 void Assembler::subq(Register dst, Register src) { | |
4464 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
4465 emit_arith(0x2B, 0xC0, dst, src); | |
4466 } | |
4467 | |
4468 void Assembler::testq(Register dst, int32_t imm32) { | |
4469 // not using emit_arith because test | |
4470 // doesn't support sign-extension of | |
4471 // 8bit operands | |
4472 int encode = dst->encoding(); | |
4473 if (encode == 0) { | |
4474 prefix(REX_W); | |
4475 emit_byte(0xA9); | |
4476 } else { | |
4477 encode = prefixq_and_encode(encode); | |
4478 emit_byte(0xF7); | |
4479 emit_byte(0xC0 | encode); | |
4480 } | |
4481 emit_long(imm32); | |
4482 } | |
4483 | |
4484 void Assembler::testq(Register dst, Register src) { | |
4485 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
4486 emit_arith(0x85, 0xC0, dst, src); | |
4487 } | |
4488 | |
4489 void Assembler::xaddq(Address dst, Register src) { | |
4490 InstructionMark im(this); | |
4491 prefixq(dst, src); | |
71 | 4492 emit_byte(0x0F); |
304 | 4493 emit_byte(0xC1); |
4494 emit_operand(src, dst); | |
4495 } | |
4496 | |
4497 void Assembler::xchgq(Register dst, Address src) { | |
4498 InstructionMark im(this); | |
4499 prefixq(src, dst); | |
4500 emit_byte(0x87); | |
4501 emit_operand(dst, src); | |
4502 } | |
4503 | |
4504 void Assembler::xchgq(Register dst, Register src) { | |
4505 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
4506 emit_byte(0x87); | |
4507 emit_byte(0xc0 | encode); | |
4508 } | |
4509 | |
4510 void Assembler::xorq(Register dst, Register src) { | |
4511 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
4512 emit_arith(0x33, 0xC0, dst, src); | |
4513 } | |
4514 | |
4515 void Assembler::xorq(Register dst, Address src) { | |
4516 InstructionMark im(this); | |
4517 prefixq(src, dst); | |
4518 emit_byte(0x33); | |
4519 emit_operand(dst, src); | |
4520 } | |
4521 | |
4522 #endif // !LP64 | |
4523 | |
4524 static Assembler::Condition reverse[] = { | |
4525 Assembler::noOverflow /* overflow = 0x0 */ , | |
4526 Assembler::overflow /* noOverflow = 0x1 */ , | |
4527 Assembler::aboveEqual /* carrySet = 0x2, below = 0x2 */ , | |
4528 Assembler::below /* aboveEqual = 0x3, carryClear = 0x3 */ , | |
4529 Assembler::notZero /* zero = 0x4, equal = 0x4 */ , | |
4530 Assembler::zero /* notZero = 0x5, notEqual = 0x5 */ , | |
4531 Assembler::above /* belowEqual = 0x6 */ , | |
4532 Assembler::belowEqual /* above = 0x7 */ , | |
4533 Assembler::positive /* negative = 0x8 */ , | |
4534 Assembler::negative /* positive = 0x9 */ , | |
4535 Assembler::noParity /* parity = 0xa */ , | |
4536 Assembler::parity /* noParity = 0xb */ , | |
4537 Assembler::greaterEqual /* less = 0xc */ , | |
4538 Assembler::less /* greaterEqual = 0xd */ , | |
4539 Assembler::greater /* lessEqual = 0xe */ , | |
4540 Assembler::lessEqual /* greater = 0xf, */ | |
4541 | |
4542 }; | |
4543 | |
0 | 4544 |
4545 // Implementation of MacroAssembler | |
4546 | |
304 | 4547 // First all the versions that have distinct versions depending on 32/64 bit |
4548 // Unless the difference is trivial (1 line or so). | |
4549 | |
4550 #ifndef _LP64 | |
4551 | |
4552 // 32bit versions | |
4553 | |
0 | 4554 Address MacroAssembler::as_Address(AddressLiteral adr) { |
4555 return Address(adr.target(), adr.rspec()); | |
4556 } | |
4557 | |
4558 Address MacroAssembler::as_Address(ArrayAddress adr) { | |
4559 return Address::make_array(adr); | |
4560 } | |
4561 | |
304 | 4562 int MacroAssembler::biased_locking_enter(Register lock_reg, |
4563 Register obj_reg, | |
4564 Register swap_reg, | |
4565 Register tmp_reg, | |
4566 bool swap_reg_contains_mark, | |
4567 Label& done, | |
4568 Label* slow_case, | |
4569 BiasedLockingCounters* counters) { | |
4570 assert(UseBiasedLocking, "why call this otherwise?"); | |
4571 assert(swap_reg == rax, "swap_reg must be rax, for cmpxchg"); | |
4572 assert_different_registers(lock_reg, obj_reg, swap_reg); | |
4573 | |
4574 if (PrintBiasedLockingStatistics && counters == NULL) | |
4575 counters = BiasedLocking::counters(); | |
4576 | |
4577 bool need_tmp_reg = false; | |
4578 if (tmp_reg == noreg) { | |
4579 need_tmp_reg = true; | |
4580 tmp_reg = lock_reg; | |
4581 } else { | |
4582 assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg); | |
4583 } | |
4584 assert(markOopDesc::age_shift == markOopDesc::lock_bits + markOopDesc::biased_lock_bits, "biased locking makes assumptions about bit layout"); | |
4585 Address mark_addr (obj_reg, oopDesc::mark_offset_in_bytes()); | |
4586 Address klass_addr (obj_reg, oopDesc::klass_offset_in_bytes()); | |
4587 Address saved_mark_addr(lock_reg, 0); | |
4588 | |
4589 // Biased locking | |
4590 // See whether the lock is currently biased toward our thread and | |
4591 // whether the epoch is still valid | |
4592 // Note that the runtime guarantees sufficient alignment of JavaThread | |
4593 // pointers to allow age to be placed into low bits | |
4594 // First check to see whether biasing is even enabled for this object | |
4595 Label cas_label; | |
4596 int null_check_offset = -1; | |
4597 if (!swap_reg_contains_mark) { | |
4598 null_check_offset = offset(); | |
4599 movl(swap_reg, mark_addr); | |
4600 } | |
4601 if (need_tmp_reg) { | |
4602 push(tmp_reg); | |
4603 } | |
4604 movl(tmp_reg, swap_reg); | |
4605 andl(tmp_reg, markOopDesc::biased_lock_mask_in_place); | |
4606 cmpl(tmp_reg, markOopDesc::biased_lock_pattern); | |
4607 if (need_tmp_reg) { | |
4608 pop(tmp_reg); | |
4609 } | |
4610 jcc(Assembler::notEqual, cas_label); | |
4611 // The bias pattern is present in the object's header. Need to check | |
4612 // whether the bias owner and the epoch are both still current. | |
4613 // Note that because there is no current thread register on x86 we | |
4614 // need to store off the mark word we read out of the object to | |
4615 // avoid reloading it and needing to recheck invariants below. This | |
4616 // store is unfortunate but it makes the overall code shorter and | |
4617 // simpler. | |
4618 movl(saved_mark_addr, swap_reg); | |
4619 if (need_tmp_reg) { | |
4620 push(tmp_reg); | |
4621 } | |
4622 get_thread(tmp_reg); | |
4623 xorl(swap_reg, tmp_reg); | |
4624 if (swap_reg_contains_mark) { | |
4625 null_check_offset = offset(); | |
4626 } | |
4627 movl(tmp_reg, klass_addr); | |
4628 xorl(swap_reg, Address(tmp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); | |
4629 andl(swap_reg, ~((int) markOopDesc::age_mask_in_place)); | |
4630 if (need_tmp_reg) { | |
4631 pop(tmp_reg); | |
4632 } | |
4633 if (counters != NULL) { | |
4634 cond_inc32(Assembler::zero, | |
4635 ExternalAddress((address)counters->biased_lock_entry_count_addr())); | |
4636 } | |
4637 jcc(Assembler::equal, done); | |
4638 | |
4639 Label try_revoke_bias; | |
4640 Label try_rebias; | |
4641 | |
4642 // At this point we know that the header has the bias pattern and | |
4643 // that we are not the bias owner in the current epoch. We need to | |
4644 // figure out more details about the state of the header in order to | |
4645 // know what operations can be legally performed on the object's | |
4646 // header. | |
4647 | |
4648 // If the low three bits in the xor result aren't clear, that means | |
4649 // the prototype header is no longer biased and we have to revoke | |
4650 // the bias on this object. | |
4651 testl(swap_reg, markOopDesc::biased_lock_mask_in_place); | |
4652 jcc(Assembler::notZero, try_revoke_bias); | |
4653 | |
4654 // Biasing is still enabled for this data type. See whether the | |
4655 // epoch of the current bias is still valid, meaning that the epoch | |
4656 // bits of the mark word are equal to the epoch bits of the | |
4657 // prototype header. (Note that the prototype header's epoch bits | |
4658 // only change at a safepoint.) If not, attempt to rebias the object | |
4659 // toward the current thread. Note that we must be absolutely sure | |
4660 // that the current epoch is invalid in order to do this because | |
4661 // otherwise the manipulations it performs on the mark word are | |
4662 // illegal. | |
4663 testl(swap_reg, markOopDesc::epoch_mask_in_place); | |
4664 jcc(Assembler::notZero, try_rebias); | |
4665 | |
4666 // The epoch of the current bias is still valid but we know nothing | |
4667 // about the owner; it might be set or it might be clear. Try to | |
4668 // acquire the bias of the object using an atomic operation. If this | |
4669 // fails we will go in to the runtime to revoke the object's bias. | |
4670 // Note that we first construct the presumed unbiased header so we | |
4671 // don't accidentally blow away another thread's valid bias. | |
4672 movl(swap_reg, saved_mark_addr); | |
4673 andl(swap_reg, | |
4674 markOopDesc::biased_lock_mask_in_place | markOopDesc::age_mask_in_place | markOopDesc::epoch_mask_in_place); | |
4675 if (need_tmp_reg) { | |
4676 push(tmp_reg); | |
4677 } | |
4678 get_thread(tmp_reg); | |
4679 orl(tmp_reg, swap_reg); | |
4680 if (os::is_MP()) { | |
4681 lock(); | |
4682 } | |
4683 cmpxchgptr(tmp_reg, Address(obj_reg, 0)); | |
4684 if (need_tmp_reg) { | |
4685 pop(tmp_reg); | |
4686 } | |
4687 // If the biasing toward our thread failed, this means that | |
4688 // another thread succeeded in biasing it toward itself and we | |
4689 // need to revoke that bias. The revocation will occur in the | |
4690 // interpreter runtime in the slow case. | |
4691 if (counters != NULL) { | |
4692 cond_inc32(Assembler::zero, | |
4693 ExternalAddress((address)counters->anonymously_biased_lock_entry_count_addr())); | |
4694 } | |
4695 if (slow_case != NULL) { | |
4696 jcc(Assembler::notZero, *slow_case); | |
4697 } | |
4698 jmp(done); | |
4699 | |
4700 bind(try_rebias); | |
4701 // At this point we know the epoch has expired, meaning that the | |
4702 // current "bias owner", if any, is actually invalid. Under these | |
4703 // circumstances _only_, we are allowed to use the current header's | |
4704 // value as the comparison value when doing the cas to acquire the | |
4705 // bias in the current epoch. In other words, we allow transfer of | |
4706 // the bias from one thread to another directly in this situation. | |
4707 // | |
4708 // FIXME: due to a lack of registers we currently blow away the age | |
4709 // bits in this situation. Should attempt to preserve them. | |
4710 if (need_tmp_reg) { | |
4711 push(tmp_reg); | |
4712 } | |
4713 get_thread(tmp_reg); | |
4714 movl(swap_reg, klass_addr); | |
4715 orl(tmp_reg, Address(swap_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); | |
4716 movl(swap_reg, saved_mark_addr); | |
4717 if (os::is_MP()) { | |
4718 lock(); | |
4719 } | |
4720 cmpxchgptr(tmp_reg, Address(obj_reg, 0)); | |
4721 if (need_tmp_reg) { | |
4722 pop(tmp_reg); | |
4723 } | |
4724 // If the biasing toward our thread failed, then another thread | |
4725 // succeeded in biasing it toward itself and we need to revoke that | |
4726 // bias. The revocation will occur in the runtime in the slow case. | |
4727 if (counters != NULL) { | |
4728 cond_inc32(Assembler::zero, | |
4729 ExternalAddress((address)counters->rebiased_lock_entry_count_addr())); | |
4730 } | |
4731 if (slow_case != NULL) { | |
4732 jcc(Assembler::notZero, *slow_case); | |
4733 } | |
4734 jmp(done); | |
4735 | |
4736 bind(try_revoke_bias); | |
4737 // The prototype mark in the klass doesn't have the bias bit set any | |
4738 // more, indicating that objects of this data type are not supposed | |
4739 // to be biased any more. We are going to try to reset the mark of | |
4740 // this object to the prototype value and fall through to the | |
4741 // CAS-based locking scheme. Note that if our CAS fails, it means | |
4742 // that another thread raced us for the privilege of revoking the | |
4743 // bias of this particular object, so it's okay to continue in the | |
4744 // normal locking code. | |
4745 // | |
4746 // FIXME: due to a lack of registers we currently blow away the age | |
4747 // bits in this situation. Should attempt to preserve them. | |
4748 movl(swap_reg, saved_mark_addr); | |
4749 if (need_tmp_reg) { | |
4750 push(tmp_reg); | |
4751 } | |
4752 movl(tmp_reg, klass_addr); | |
4753 movl(tmp_reg, Address(tmp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); | |
4754 if (os::is_MP()) { | |
4755 lock(); | |
4756 } | |
4757 cmpxchgptr(tmp_reg, Address(obj_reg, 0)); | |
4758 if (need_tmp_reg) { | |
4759 pop(tmp_reg); | |
4760 } | |
4761 // Fall through to the normal CAS-based lock, because no matter what | |
4762 // the result of the above CAS, some thread must have succeeded in | |
4763 // removing the bias bit from the object's header. | |
4764 if (counters != NULL) { | |
4765 cond_inc32(Assembler::zero, | |
4766 ExternalAddress((address)counters->revoked_lock_entry_count_addr())); | |
4767 } | |
4768 | |
4769 bind(cas_label); | |
4770 | |
4771 return null_check_offset; | |
4772 } | |
4773 void MacroAssembler::call_VM_leaf_base(address entry_point, | |
4774 int number_of_arguments) { | |
4775 call(RuntimeAddress(entry_point)); | |
4776 increment(rsp, number_of_arguments * wordSize); | |
4777 } | |
4778 | |
4779 void MacroAssembler::cmpoop(Address src1, jobject obj) { | |
4780 cmp_literal32(src1, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
4781 } | |
4782 | |
4783 void MacroAssembler::cmpoop(Register src1, jobject obj) { | |
4784 cmp_literal32(src1, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
4785 } | |
4786 | |
4787 void MacroAssembler::extend_sign(Register hi, Register lo) { | |
4788 // According to Intel Doc. AP-526, "Integer Divide", p.18. | |
4789 if (VM_Version::is_P6() && hi == rdx && lo == rax) { | |
4790 cdql(); | |
4791 } else { | |
4792 movl(hi, lo); | |
4793 sarl(hi, 31); | |
4794 } | |
4795 } | |
4796 | |
0 | 4797 void MacroAssembler::fat_nop() { |
4798 // A 5 byte nop that is safe for patching (see patch_verified_entry) | |
4799 emit_byte(0x26); // es: | |
4800 emit_byte(0x2e); // cs: | |
4801 emit_byte(0x64); // fs: | |
4802 emit_byte(0x65); // gs: | |
4803 emit_byte(0x90); | |
4804 } | |
4805 | |
304 | 4806 void MacroAssembler::jC2(Register tmp, Label& L) { |
4807 // set parity bit if FPU flag C2 is set (via rax) | |
4808 save_rax(tmp); | |
4809 fwait(); fnstsw_ax(); | |
4810 sahf(); | |
4811 restore_rax(tmp); | |
4812 // branch | |
4813 jcc(Assembler::parity, L); | |
4814 } | |
4815 | |
4816 void MacroAssembler::jnC2(Register tmp, Label& L) { | |
4817 // set parity bit if FPU flag C2 is set (via rax) | |
4818 save_rax(tmp); | |
4819 fwait(); fnstsw_ax(); | |
4820 sahf(); | |
4821 restore_rax(tmp); | |
4822 // branch | |
4823 jcc(Assembler::noParity, L); | |
4824 } | |
4825 | |
0 | 4826 // 32bit can do a case table jump in one instruction but we no longer allow the base |
4827 // to be installed in the Address class | |
4828 void MacroAssembler::jump(ArrayAddress entry) { | |
4829 jmp(as_Address(entry)); | |
4830 } | |
4831 | |
304 | 4832 // Note: y_lo will be destroyed |
4833 void MacroAssembler::lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo) { | |
4834 // Long compare for Java (semantics as described in JVM spec.) | |
4835 Label high, low, done; | |
4836 | |
4837 cmpl(x_hi, y_hi); | |
4838 jcc(Assembler::less, low); | |
4839 jcc(Assembler::greater, high); | |
4840 // x_hi is the return register | |
4841 xorl(x_hi, x_hi); | |
4842 cmpl(x_lo, y_lo); | |
4843 jcc(Assembler::below, low); | |
4844 jcc(Assembler::equal, done); | |
4845 | |
4846 bind(high); | |
4847 xorl(x_hi, x_hi); | |
4848 increment(x_hi); | |
4849 jmp(done); | |
4850 | |
4851 bind(low); | |
4852 xorl(x_hi, x_hi); | |
4853 decrementl(x_hi); | |
4854 | |
4855 bind(done); | |
4856 } | |
4857 | |
4858 void MacroAssembler::lea(Register dst, AddressLiteral src) { | |
4859 mov_literal32(dst, (int32_t)src.target(), src.rspec()); | |
0 | 4860 } |
4861 | |
4862 void MacroAssembler::lea(Address dst, AddressLiteral adr) { | |
4863 // leal(dst, as_Address(adr)); | |
304 | 4864 // see note in movl as to why we must use a move |
0 | 4865 mov_literal32(dst, (int32_t) adr.target(), adr.rspec()); |
4866 } | |
4867 | |
4868 void MacroAssembler::leave() { | |
304 | 4869 mov(rsp, rbp); |
4870 pop(rbp); | |
4871 } | |
0 | 4872 |
4873 void MacroAssembler::lmul(int x_rsp_offset, int y_rsp_offset) { | |
4874 // Multiplication of two Java long values stored on the stack | |
4875 // as illustrated below. Result is in rdx:rax. | |
4876 // | |
4877 // rsp ---> [ ?? ] \ \ | |
4878 // .... | y_rsp_offset | | |
4879 // [ y_lo ] / (in bytes) | x_rsp_offset | |
4880 // [ y_hi ] | (in bytes) | |
4881 // .... | | |
4882 // [ x_lo ] / | |
4883 // [ x_hi ] | |
4884 // .... | |
4885 // | |
4886 // Basic idea: lo(result) = lo(x_lo * y_lo) | |
4887 // hi(result) = hi(x_lo * y_lo) + lo(x_hi * y_lo) + lo(x_lo * y_hi) | |
4888 Address x_hi(rsp, x_rsp_offset + wordSize); Address x_lo(rsp, x_rsp_offset); | |
4889 Address y_hi(rsp, y_rsp_offset + wordSize); Address y_lo(rsp, y_rsp_offset); | |
4890 Label quick; | |
4891 // load x_hi, y_hi and check if quick | |
4892 // multiplication is possible | |
4893 movl(rbx, x_hi); | |
4894 movl(rcx, y_hi); | |
4895 movl(rax, rbx); | |
4896 orl(rbx, rcx); // rbx, = 0 <=> x_hi = 0 and y_hi = 0 | |
4897 jcc(Assembler::zero, quick); // if rbx, = 0 do quick multiply | |
4898 // do full multiplication | |
4899 // 1st step | |
4900 mull(y_lo); // x_hi * y_lo | |
4901 movl(rbx, rax); // save lo(x_hi * y_lo) in rbx, | |
4902 // 2nd step | |
4903 movl(rax, x_lo); | |
4904 mull(rcx); // x_lo * y_hi | |
4905 addl(rbx, rax); // add lo(x_lo * y_hi) to rbx, | |
4906 // 3rd step | |
4907 bind(quick); // note: rbx, = 0 if quick multiply! | |
4908 movl(rax, x_lo); | |
4909 mull(y_lo); // x_lo * y_lo | |
4910 addl(rdx, rbx); // correct hi(x_lo * y_lo) | |
4911 } | |
4912 | |
304 | 4913 void MacroAssembler::lneg(Register hi, Register lo) { |
4914 negl(lo); | |
4915 adcl(hi, 0); | |
4916 negl(hi); | |
4917 } | |
0 | 4918 |
4919 void MacroAssembler::lshl(Register hi, Register lo) { | |
4920 // Java shift left long support (semantics as described in JVM spec., p.305) | |
4921 // (basic idea for shift counts s >= n: x << s == (x << n) << (s - n)) | |
4922 // shift value is in rcx ! | |
4923 assert(hi != rcx, "must not use rcx"); | |
4924 assert(lo != rcx, "must not use rcx"); | |
4925 const Register s = rcx; // shift count | |
4926 const int n = BitsPerWord; | |
4927 Label L; | |
4928 andl(s, 0x3f); // s := s & 0x3f (s < 0x40) | |
4929 cmpl(s, n); // if (s < n) | |
4930 jcc(Assembler::less, L); // else (s >= n) | |
4931 movl(hi, lo); // x := x << n | |
4932 xorl(lo, lo); | |
4933 // Note: subl(s, n) is not needed since the Intel shift instructions work rcx mod n! | |
4934 bind(L); // s (mod n) < n | |
4935 shldl(hi, lo); // x := x << s | |
4936 shll(lo); | |
4937 } | |
4938 | |
4939 | |
4940 void MacroAssembler::lshr(Register hi, Register lo, bool sign_extension) { | |
4941 // Java shift right long support (semantics as described in JVM spec., p.306 & p.310) | |
4942 // (basic idea for shift counts s >= n: x >> s == (x >> n) >> (s - n)) | |
4943 assert(hi != rcx, "must not use rcx"); | |
4944 assert(lo != rcx, "must not use rcx"); | |
4945 const Register s = rcx; // shift count | |
4946 const int n = BitsPerWord; | |
4947 Label L; | |
4948 andl(s, 0x3f); // s := s & 0x3f (s < 0x40) | |
4949 cmpl(s, n); // if (s < n) | |
4950 jcc(Assembler::less, L); // else (s >= n) | |
4951 movl(lo, hi); // x := x >> n | |
4952 if (sign_extension) sarl(hi, 31); | |
4953 else xorl(hi, hi); | |
4954 // Note: subl(s, n) is not needed since the Intel shift instructions work rcx mod n! | |
4955 bind(L); // s (mod n) < n | |
4956 shrdl(lo, hi); // x := x >> s | |
4957 if (sign_extension) sarl(hi); | |
4958 else shrl(hi); | |
4959 } | |
4960 | |
304 | 4961 void MacroAssembler::movoop(Register dst, jobject obj) { |
4962 mov_literal32(dst, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
4963 } | |
4964 | |
4965 void MacroAssembler::movoop(Address dst, jobject obj) { | |
4966 mov_literal32(dst, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
4967 } | |
4968 | |
4969 void MacroAssembler::movptr(Register dst, AddressLiteral src) { | |
4970 if (src.is_lval()) { | |
4971 mov_literal32(dst, (intptr_t)src.target(), src.rspec()); | |
4972 } else { | |
4973 movl(dst, as_Address(src)); | |
4974 } | |
4975 } | |
4976 | |
4977 void MacroAssembler::movptr(ArrayAddress dst, Register src) { | |
4978 movl(as_Address(dst), src); | |
4979 } | |
4980 | |
4981 void MacroAssembler::movptr(Register dst, ArrayAddress src) { | |
4982 movl(dst, as_Address(src)); | |
4983 } | |
4984 | |
4985 // src should NEVER be a real pointer. Use AddressLiteral for true pointers | |
4986 void MacroAssembler::movptr(Address dst, intptr_t src) { | |
4987 movl(dst, src); | |
4988 } | |
4989 | |
4990 | |
4991 void MacroAssembler::pop_callee_saved_registers() { | |
4992 pop(rcx); | |
4993 pop(rdx); | |
4994 pop(rdi); | |
4995 pop(rsi); | |
4996 } | |
4997 | |
4998 void MacroAssembler::pop_fTOS() { | |
4999 fld_d(Address(rsp, 0)); | |
5000 addl(rsp, 2 * wordSize); | |
5001 } | |
5002 | |
5003 void MacroAssembler::push_callee_saved_registers() { | |
5004 push(rsi); | |
5005 push(rdi); | |
5006 push(rdx); | |
5007 push(rcx); | |
5008 } | |
5009 | |
5010 void MacroAssembler::push_fTOS() { | |
5011 subl(rsp, 2 * wordSize); | |
5012 fstp_d(Address(rsp, 0)); | |
5013 } | |
5014 | |
5015 | |
5016 void MacroAssembler::pushoop(jobject obj) { | |
5017 push_literal32((int32_t)obj, oop_Relocation::spec_for_immediate()); | |
5018 } | |
5019 | |
5020 | |
5021 void MacroAssembler::pushptr(AddressLiteral src) { | |
5022 if (src.is_lval()) { | |
5023 push_literal32((int32_t)src.target(), src.rspec()); | |
5024 } else { | |
5025 pushl(as_Address(src)); | |
5026 } | |
5027 } | |
5028 | |
5029 void MacroAssembler::set_word_if_not_zero(Register dst) { | |
5030 xorl(dst, dst); | |
5031 set_byte_if_not_zero(dst); | |
5032 } | |
5033 | |
5034 static void pass_arg0(MacroAssembler* masm, Register arg) { | |
5035 masm->push(arg); | |
5036 } | |
5037 | |
5038 static void pass_arg1(MacroAssembler* masm, Register arg) { | |
5039 masm->push(arg); | |
5040 } | |
5041 | |
5042 static void pass_arg2(MacroAssembler* masm, Register arg) { | |
5043 masm->push(arg); | |
5044 } | |
5045 | |
5046 static void pass_arg3(MacroAssembler* masm, Register arg) { | |
5047 masm->push(arg); | |
5048 } | |
5049 | |
5050 #ifndef PRODUCT | |
5051 extern "C" void findpc(intptr_t x); | |
5052 #endif | |
5053 | |
5054 void MacroAssembler::debug32(int rdi, int rsi, int rbp, int rsp, int rbx, int rdx, int rcx, int rax, int eip, char* msg) { | |
5055 // In order to get locks to work, we need to fake a in_VM state | |
5056 JavaThread* thread = JavaThread::current(); | |
5057 JavaThreadState saved_state = thread->thread_state(); | |
5058 thread->set_thread_state(_thread_in_vm); | |
5059 if (ShowMessageBoxOnError) { | |
5060 JavaThread* thread = JavaThread::current(); | |
5061 JavaThreadState saved_state = thread->thread_state(); | |
5062 thread->set_thread_state(_thread_in_vm); | |
5063 if (CountBytecodes || TraceBytecodes || StopInterpreterAt) { | |
5064 ttyLocker ttyl; | |
5065 BytecodeCounter::print(); | |
5066 } | |
5067 // To see where a verify_oop failed, get $ebx+40/X for this frame. | |
5068 // This is the value of eip which points to where verify_oop will return. | |
5069 if (os::message_box(msg, "Execution stopped, print registers?")) { | |
5070 ttyLocker ttyl; | |
5071 tty->print_cr("eip = 0x%08x", eip); | |
5072 #ifndef PRODUCT | |
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5073 if ((WizardMode || Verbose) && PrintMiscellaneous) { |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5074 tty->cr(); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5075 findpc(eip); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5076 tty->cr(); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5077 } |
304 | 5078 #endif |
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5079 tty->print_cr("rax = 0x%08x", rax); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5080 tty->print_cr("rbx = 0x%08x", rbx); |
304 | 5081 tty->print_cr("rcx = 0x%08x", rcx); |
5082 tty->print_cr("rdx = 0x%08x", rdx); | |
5083 tty->print_cr("rdi = 0x%08x", rdi); | |
5084 tty->print_cr("rsi = 0x%08x", rsi); | |
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5085 tty->print_cr("rbp = 0x%08x", rbp); |
304 | 5086 tty->print_cr("rsp = 0x%08x", rsp); |
5087 BREAKPOINT; | |
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5088 assert(false, "start up GDB"); |
304 | 5089 } |
5090 } else { | |
5091 ttyLocker ttyl; | |
5092 ::tty->print_cr("=============== DEBUG MESSAGE: %s ================\n", msg); | |
5093 assert(false, "DEBUG MESSAGE"); | |
5094 } | |
5095 ThreadStateTransition::transition(thread, _thread_in_vm, saved_state); | |
5096 } | |
5097 | |
5098 void MacroAssembler::stop(const char* msg) { | |
5099 ExternalAddress message((address)msg); | |
5100 // push address of message | |
5101 pushptr(message.addr()); | |
5102 { Label L; call(L, relocInfo::none); bind(L); } // push eip | |
5103 pusha(); // push registers | |
5104 call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::debug32))); | |
5105 hlt(); | |
5106 } | |
5107 | |
5108 void MacroAssembler::warn(const char* msg) { | |
5109 push_CPU_state(); | |
5110 | |
5111 ExternalAddress message((address) msg); | |
5112 // push address of message | |
5113 pushptr(message.addr()); | |
5114 | |
5115 call(RuntimeAddress(CAST_FROM_FN_PTR(address, warning))); | |
5116 addl(rsp, wordSize); // discard argument | |
5117 pop_CPU_state(); | |
5118 } | |
5119 | |
5120 #else // _LP64 | |
5121 | |
5122 // 64 bit versions | |
5123 | |
5124 Address MacroAssembler::as_Address(AddressLiteral adr) { | |
5125 // amd64 always does this as a pc-rel | |
5126 // we can be absolute or disp based on the instruction type | |
5127 // jmp/call are displacements others are absolute | |
5128 assert(!adr.is_lval(), "must be rval"); | |
5129 assert(reachable(adr), "must be"); | |
5130 return Address((int32_t)(intptr_t)(adr.target() - pc()), adr.target(), adr.reloc()); | |
5131 | |
5132 } | |
5133 | |
5134 Address MacroAssembler::as_Address(ArrayAddress adr) { | |
5135 AddressLiteral base = adr.base(); | |
5136 lea(rscratch1, base); | |
5137 Address index = adr.index(); | |
5138 assert(index._disp == 0, "must not have disp"); // maybe it can? | |
5139 Address array(rscratch1, index._index, index._scale, index._disp); | |
5140 return array; | |
5141 } | |
5142 | |
5143 int MacroAssembler::biased_locking_enter(Register lock_reg, | |
5144 Register obj_reg, | |
5145 Register swap_reg, | |
5146 Register tmp_reg, | |
5147 bool swap_reg_contains_mark, | |
5148 Label& done, | |
5149 Label* slow_case, | |
5150 BiasedLockingCounters* counters) { | |
5151 assert(UseBiasedLocking, "why call this otherwise?"); | |
5152 assert(swap_reg == rax, "swap_reg must be rax for cmpxchgq"); | |
5153 assert(tmp_reg != noreg, "tmp_reg must be supplied"); | |
5154 assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg); | |
5155 assert(markOopDesc::age_shift == markOopDesc::lock_bits + markOopDesc::biased_lock_bits, "biased locking makes assumptions about bit layout"); | |
5156 Address mark_addr (obj_reg, oopDesc::mark_offset_in_bytes()); | |
5157 Address saved_mark_addr(lock_reg, 0); | |
5158 | |
5159 if (PrintBiasedLockingStatistics && counters == NULL) | |
5160 counters = BiasedLocking::counters(); | |
5161 | |
5162 // Biased locking | |
5163 // See whether the lock is currently biased toward our thread and | |
5164 // whether the epoch is still valid | |
5165 // Note that the runtime guarantees sufficient alignment of JavaThread | |
5166 // pointers to allow age to be placed into low bits | |
5167 // First check to see whether biasing is even enabled for this object | |
5168 Label cas_label; | |
5169 int null_check_offset = -1; | |
5170 if (!swap_reg_contains_mark) { | |
5171 null_check_offset = offset(); | |
5172 movq(swap_reg, mark_addr); | |
5173 } | |
5174 movq(tmp_reg, swap_reg); | |
5175 andq(tmp_reg, markOopDesc::biased_lock_mask_in_place); | |
5176 cmpq(tmp_reg, markOopDesc::biased_lock_pattern); | |
5177 jcc(Assembler::notEqual, cas_label); | |
5178 // The bias pattern is present in the object's header. Need to check | |
5179 // whether the bias owner and the epoch are both still current. | |
5180 load_prototype_header(tmp_reg, obj_reg); | |
5181 orq(tmp_reg, r15_thread); | |
5182 xorq(tmp_reg, swap_reg); | |
5183 andq(tmp_reg, ~((int) markOopDesc::age_mask_in_place)); | |
5184 if (counters != NULL) { | |
5185 cond_inc32(Assembler::zero, | |
5186 ExternalAddress((address) counters->anonymously_biased_lock_entry_count_addr())); | |
5187 } | |
0 | 5188 jcc(Assembler::equal, done); |
5189 | |
304 | 5190 Label try_revoke_bias; |
5191 Label try_rebias; | |
5192 | |
5193 // At this point we know that the header has the bias pattern and | |
5194 // that we are not the bias owner in the current epoch. We need to | |
5195 // figure out more details about the state of the header in order to | |
5196 // know what operations can be legally performed on the object's | |
5197 // header. | |
5198 | |
5199 // If the low three bits in the xor result aren't clear, that means | |
5200 // the prototype header is no longer biased and we have to revoke | |
5201 // the bias on this object. | |
5202 testq(tmp_reg, markOopDesc::biased_lock_mask_in_place); | |
5203 jcc(Assembler::notZero, try_revoke_bias); | |
5204 | |
5205 // Biasing is still enabled for this data type. See whether the | |
5206 // epoch of the current bias is still valid, meaning that the epoch | |
5207 // bits of the mark word are equal to the epoch bits of the | |
5208 // prototype header. (Note that the prototype header's epoch bits | |
5209 // only change at a safepoint.) If not, attempt to rebias the object | |
5210 // toward the current thread. Note that we must be absolutely sure | |
5211 // that the current epoch is invalid in order to do this because | |
5212 // otherwise the manipulations it performs on the mark word are | |
5213 // illegal. | |
5214 testq(tmp_reg, markOopDesc::epoch_mask_in_place); | |
5215 jcc(Assembler::notZero, try_rebias); | |
5216 | |
5217 // The epoch of the current bias is still valid but we know nothing | |
5218 // about the owner; it might be set or it might be clear. Try to | |
5219 // acquire the bias of the object using an atomic operation. If this | |
5220 // fails we will go in to the runtime to revoke the object's bias. | |
5221 // Note that we first construct the presumed unbiased header so we | |
5222 // don't accidentally blow away another thread's valid bias. | |
5223 andq(swap_reg, | |
5224 markOopDesc::biased_lock_mask_in_place | markOopDesc::age_mask_in_place | markOopDesc::epoch_mask_in_place); | |
5225 movq(tmp_reg, swap_reg); | |
5226 orq(tmp_reg, r15_thread); | |
5227 if (os::is_MP()) { | |
5228 lock(); | |
5229 } | |
5230 cmpxchgq(tmp_reg, Address(obj_reg, 0)); | |
5231 // If the biasing toward our thread failed, this means that | |
5232 // another thread succeeded in biasing it toward itself and we | |
5233 // need to revoke that bias. The revocation will occur in the | |
5234 // interpreter runtime in the slow case. | |
5235 if (counters != NULL) { | |
5236 cond_inc32(Assembler::zero, | |
5237 ExternalAddress((address) counters->anonymously_biased_lock_entry_count_addr())); | |
5238 } | |
5239 if (slow_case != NULL) { | |
5240 jcc(Assembler::notZero, *slow_case); | |
5241 } | |
0 | 5242 jmp(done); |
5243 | |
304 | 5244 bind(try_rebias); |
5245 // At this point we know the epoch has expired, meaning that the | |
5246 // current "bias owner", if any, is actually invalid. Under these | |
5247 // circumstances _only_, we are allowed to use the current header's | |
5248 // value as the comparison value when doing the cas to acquire the | |
5249 // bias in the current epoch. In other words, we allow transfer of | |
5250 // the bias from one thread to another directly in this situation. | |
5251 // | |
5252 // FIXME: due to a lack of registers we currently blow away the age | |
5253 // bits in this situation. Should attempt to preserve them. | |
5254 load_prototype_header(tmp_reg, obj_reg); | |
5255 orq(tmp_reg, r15_thread); | |
5256 if (os::is_MP()) { | |
5257 lock(); | |
5258 } | |
5259 cmpxchgq(tmp_reg, Address(obj_reg, 0)); | |
5260 // If the biasing toward our thread failed, then another thread | |
5261 // succeeded in biasing it toward itself and we need to revoke that | |
5262 // bias. The revocation will occur in the runtime in the slow case. | |
5263 if (counters != NULL) { | |
5264 cond_inc32(Assembler::zero, | |
5265 ExternalAddress((address) counters->rebiased_lock_entry_count_addr())); | |
5266 } | |
5267 if (slow_case != NULL) { | |
5268 jcc(Assembler::notZero, *slow_case); | |
0 | 5269 } |
5270 jmp(done); | |
5271 | |
304 | 5272 bind(try_revoke_bias); |
5273 // The prototype mark in the klass doesn't have the bias bit set any | |
5274 // more, indicating that objects of this data type are not supposed | |
5275 // to be biased any more. We are going to try to reset the mark of | |
5276 // this object to the prototype value and fall through to the | |
5277 // CAS-based locking scheme. Note that if our CAS fails, it means | |
5278 // that another thread raced us for the privilege of revoking the | |
5279 // bias of this particular object, so it's okay to continue in the | |
5280 // normal locking code. | |
5281 // | |
5282 // FIXME: due to a lack of registers we currently blow away the age | |
5283 // bits in this situation. Should attempt to preserve them. | |
5284 load_prototype_header(tmp_reg, obj_reg); | |
5285 if (os::is_MP()) { | |
5286 lock(); | |
5287 } | |
5288 cmpxchgq(tmp_reg, Address(obj_reg, 0)); | |
5289 // Fall through to the normal CAS-based lock, because no matter what | |
5290 // the result of the above CAS, some thread must have succeeded in | |
5291 // removing the bias bit from the object's header. | |
5292 if (counters != NULL) { | |
5293 cond_inc32(Assembler::zero, | |
5294 ExternalAddress((address) counters->revoked_lock_entry_count_addr())); | |
5295 } | |
5296 | |
5297 bind(cas_label); | |
5298 | |
5299 return null_check_offset; | |
5300 } | |
5301 | |
5302 void MacroAssembler::call_VM_leaf_base(address entry_point, int num_args) { | |
5303 Label L, E; | |
5304 | |
5305 #ifdef _WIN64 | |
5306 // Windows always allocates space for it's register args | |
5307 assert(num_args <= 4, "only register arguments supported"); | |
5308 subq(rsp, frame::arg_reg_save_area_bytes); | |
5309 #endif | |
5310 | |
5311 // Align stack if necessary | |
5312 testl(rsp, 15); | |
5313 jcc(Assembler::zero, L); | |
5314 | |
5315 subq(rsp, 8); | |
5316 { | |
5317 call(RuntimeAddress(entry_point)); | |
5318 } | |
5319 addq(rsp, 8); | |
5320 jmp(E); | |
5321 | |
5322 bind(L); | |
5323 { | |
5324 call(RuntimeAddress(entry_point)); | |
5325 } | |
5326 | |
5327 bind(E); | |
5328 | |
5329 #ifdef _WIN64 | |
5330 // restore stack pointer | |
5331 addq(rsp, frame::arg_reg_save_area_bytes); | |
5332 #endif | |
5333 | |
5334 } | |
5335 | |
5336 void MacroAssembler::cmp64(Register src1, AddressLiteral src2) { | |
5337 assert(!src2.is_lval(), "should use cmpptr"); | |
5338 | |
5339 if (reachable(src2)) { | |
5340 cmpq(src1, as_Address(src2)); | |
5341 } else { | |
5342 lea(rscratch1, src2); | |
5343 Assembler::cmpq(src1, Address(rscratch1, 0)); | |
5344 } | |
5345 } | |
5346 | |
5347 int MacroAssembler::corrected_idivq(Register reg) { | |
5348 // Full implementation of Java ldiv and lrem; checks for special | |
5349 // case as described in JVM spec., p.243 & p.271. The function | |
5350 // returns the (pc) offset of the idivl instruction - may be needed | |
5351 // for implicit exceptions. | |
5352 // | |
5353 // normal case special case | |
5354 // | |
5355 // input : rax: dividend min_long | |
5356 // reg: divisor (may not be eax/edx) -1 | |
5357 // | |
5358 // output: rax: quotient (= rax idiv reg) min_long | |
5359 // rdx: remainder (= rax irem reg) 0 | |
5360 assert(reg != rax && reg != rdx, "reg cannot be rax or rdx register"); | |
5361 static const int64_t min_long = 0x8000000000000000; | |
5362 Label normal_case, special_case; | |
5363 | |
5364 // check for special case | |
5365 cmp64(rax, ExternalAddress((address) &min_long)); | |
5366 jcc(Assembler::notEqual, normal_case); | |
5367 xorl(rdx, rdx); // prepare rdx for possible special case (where | |
5368 // remainder = 0) | |
5369 cmpq(reg, -1); | |
5370 jcc(Assembler::equal, special_case); | |
5371 | |
5372 // handle normal case | |
5373 bind(normal_case); | |
5374 cdqq(); | |
5375 int idivq_offset = offset(); | |
5376 idivq(reg); | |
5377 | |
5378 // normal and special case exit | |
5379 bind(special_case); | |
5380 | |
5381 return idivq_offset; | |
5382 } | |
5383 | |
5384 void MacroAssembler::decrementq(Register reg, int value) { | |
5385 if (value == min_jint) { subq(reg, value); return; } | |
5386 if (value < 0) { incrementq(reg, -value); return; } | |
5387 if (value == 0) { ; return; } | |
5388 if (value == 1 && UseIncDec) { decq(reg) ; return; } | |
5389 /* else */ { subq(reg, value) ; return; } | |
5390 } | |
5391 | |
5392 void MacroAssembler::decrementq(Address dst, int value) { | |
5393 if (value == min_jint) { subq(dst, value); return; } | |
5394 if (value < 0) { incrementq(dst, -value); return; } | |
5395 if (value == 0) { ; return; } | |
5396 if (value == 1 && UseIncDec) { decq(dst) ; return; } | |
5397 /* else */ { subq(dst, value) ; return; } | |
5398 } | |
5399 | |
5400 void MacroAssembler::fat_nop() { | |
5401 // A 5 byte nop that is safe for patching (see patch_verified_entry) | |
5402 // Recommened sequence from 'Software Optimization Guide for the AMD | |
5403 // Hammer Processor' | |
5404 emit_byte(0x66); | |
5405 emit_byte(0x66); | |
5406 emit_byte(0x90); | |
5407 emit_byte(0x66); | |
5408 emit_byte(0x90); | |
5409 } | |
5410 | |
5411 void MacroAssembler::incrementq(Register reg, int value) { | |
5412 if (value == min_jint) { addq(reg, value); return; } | |
5413 if (value < 0) { decrementq(reg, -value); return; } | |
5414 if (value == 0) { ; return; } | |
5415 if (value == 1 && UseIncDec) { incq(reg) ; return; } | |
5416 /* else */ { addq(reg, value) ; return; } | |
5417 } | |
5418 | |
5419 void MacroAssembler::incrementq(Address dst, int value) { | |
5420 if (value == min_jint) { addq(dst, value); return; } | |
5421 if (value < 0) { decrementq(dst, -value); return; } | |
5422 if (value == 0) { ; return; } | |
5423 if (value == 1 && UseIncDec) { incq(dst) ; return; } | |
5424 /* else */ { addq(dst, value) ; return; } | |
5425 } | |
5426 | |
5427 // 32bit can do a case table jump in one instruction but we no longer allow the base | |
5428 // to be installed in the Address class | |
5429 void MacroAssembler::jump(ArrayAddress entry) { | |
5430 lea(rscratch1, entry.base()); | |
5431 Address dispatch = entry.index(); | |
5432 assert(dispatch._base == noreg, "must be"); | |
5433 dispatch._base = rscratch1; | |
5434 jmp(dispatch); | |
5435 } | |
5436 | |
5437 void MacroAssembler::lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo) { | |
5438 ShouldNotReachHere(); // 64bit doesn't use two regs | |
5439 cmpq(x_lo, y_lo); | |
5440 } | |
5441 | |
5442 void MacroAssembler::lea(Register dst, AddressLiteral src) { | |
5443 mov_literal64(dst, (intptr_t)src.target(), src.rspec()); | |
5444 } | |
5445 | |
5446 void MacroAssembler::lea(Address dst, AddressLiteral adr) { | |
5447 mov_literal64(rscratch1, (intptr_t)adr.target(), adr.rspec()); | |
5448 movptr(dst, rscratch1); | |
5449 } | |
5450 | |
5451 void MacroAssembler::leave() { | |
5452 // %%% is this really better? Why not on 32bit too? | |
5453 emit_byte(0xC9); // LEAVE | |
5454 } | |
5455 | |
5456 void MacroAssembler::lneg(Register hi, Register lo) { | |
5457 ShouldNotReachHere(); // 64bit doesn't use two regs | |
5458 negq(lo); | |
5459 } | |
5460 | |
5461 void MacroAssembler::movoop(Register dst, jobject obj) { | |
5462 mov_literal64(dst, (intptr_t)obj, oop_Relocation::spec_for_immediate()); | |
5463 } | |
5464 | |
5465 void MacroAssembler::movoop(Address dst, jobject obj) { | |
5466 mov_literal64(rscratch1, (intptr_t)obj, oop_Relocation::spec_for_immediate()); | |
5467 movq(dst, rscratch1); | |
5468 } | |
5469 | |
5470 void MacroAssembler::movptr(Register dst, AddressLiteral src) { | |
5471 if (src.is_lval()) { | |
5472 mov_literal64(dst, (intptr_t)src.target(), src.rspec()); | |
5473 } else { | |
5474 if (reachable(src)) { | |
5475 movq(dst, as_Address(src)); | |
5476 } else { | |
5477 lea(rscratch1, src); | |
5478 movq(dst, Address(rscratch1,0)); | |
0 | 5479 } |
304 | 5480 } |
5481 } | |
5482 | |
5483 void MacroAssembler::movptr(ArrayAddress dst, Register src) { | |
5484 movq(as_Address(dst), src); | |
5485 } | |
5486 | |
5487 void MacroAssembler::movptr(Register dst, ArrayAddress src) { | |
5488 movq(dst, as_Address(src)); | |
5489 } | |
5490 | |
5491 // src should NEVER be a real pointer. Use AddressLiteral for true pointers | |
5492 void MacroAssembler::movptr(Address dst, intptr_t src) { | |
5493 mov64(rscratch1, src); | |
5494 movq(dst, rscratch1); | |
5495 } | |
5496 | |
5497 // These are mostly for initializing NULL | |
5498 void MacroAssembler::movptr(Address dst, int32_t src) { | |
5499 movslq(dst, src); | |
5500 } | |
5501 | |
5502 void MacroAssembler::movptr(Register dst, int32_t src) { | |
5503 mov64(dst, (intptr_t)src); | |
5504 } | |
5505 | |
5506 void MacroAssembler::pushoop(jobject obj) { | |
5507 movoop(rscratch1, obj); | |
5508 push(rscratch1); | |
5509 } | |
5510 | |
5511 void MacroAssembler::pushptr(AddressLiteral src) { | |
5512 lea(rscratch1, src); | |
5513 if (src.is_lval()) { | |
5514 push(rscratch1); | |
5515 } else { | |
5516 pushq(Address(rscratch1, 0)); | |
5517 } | |
5518 } | |
5519 | |
5520 void MacroAssembler::reset_last_Java_frame(bool clear_fp, | |
5521 bool clear_pc) { | |
5522 // we must set sp to zero to clear frame | |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5523 movptr(Address(r15_thread, JavaThread::last_Java_sp_offset()), NULL_WORD); |
304 | 5524 // must clear fp, so that compiled frames are not confused; it is |
5525 // possible that we need it only for debugging | |
5526 if (clear_fp) { | |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5527 movptr(Address(r15_thread, JavaThread::last_Java_fp_offset()), NULL_WORD); |
304 | 5528 } |
5529 | |
5530 if (clear_pc) { | |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5531 movptr(Address(r15_thread, JavaThread::last_Java_pc_offset()), NULL_WORD); |
304 | 5532 } |
5533 } | |
5534 | |
5535 void MacroAssembler::set_last_Java_frame(Register last_java_sp, | |
5536 Register last_java_fp, | |
5537 address last_java_pc) { | |
5538 // determine last_java_sp register | |
5539 if (!last_java_sp->is_valid()) { | |
5540 last_java_sp = rsp; | |
5541 } | |
5542 | |
5543 // last_java_fp is optional | |
5544 if (last_java_fp->is_valid()) { | |
5545 movptr(Address(r15_thread, JavaThread::last_Java_fp_offset()), | |
5546 last_java_fp); | |
5547 } | |
5548 | |
5549 // last_java_pc is optional | |
5550 if (last_java_pc != NULL) { | |
5551 Address java_pc(r15_thread, | |
5552 JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset()); | |
5553 lea(rscratch1, InternalAddress(last_java_pc)); | |
5554 movptr(java_pc, rscratch1); | |
5555 } | |
5556 | |
5557 movptr(Address(r15_thread, JavaThread::last_Java_sp_offset()), last_java_sp); | |
5558 } | |
5559 | |
5560 static void pass_arg0(MacroAssembler* masm, Register arg) { | |
5561 if (c_rarg0 != arg ) { | |
5562 masm->mov(c_rarg0, arg); | |
5563 } | |
5564 } | |
5565 | |
5566 static void pass_arg1(MacroAssembler* masm, Register arg) { | |
5567 if (c_rarg1 != arg ) { | |
5568 masm->mov(c_rarg1, arg); | |
5569 } | |
5570 } | |
5571 | |
5572 static void pass_arg2(MacroAssembler* masm, Register arg) { | |
5573 if (c_rarg2 != arg ) { | |
5574 masm->mov(c_rarg2, arg); | |
5575 } | |
5576 } | |
5577 | |
5578 static void pass_arg3(MacroAssembler* masm, Register arg) { | |
5579 if (c_rarg3 != arg ) { | |
5580 masm->mov(c_rarg3, arg); | |
5581 } | |
5582 } | |
5583 | |
5584 void MacroAssembler::stop(const char* msg) { | |
5585 address rip = pc(); | |
5586 pusha(); // get regs on stack | |
5587 lea(c_rarg0, ExternalAddress((address) msg)); | |
5588 lea(c_rarg1, InternalAddress(rip)); | |
5589 movq(c_rarg2, rsp); // pass pointer to regs array | |
5590 andq(rsp, -16); // align stack as required by ABI | |
5591 call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::debug64))); | |
5592 hlt(); | |
5593 } | |
5594 | |
5595 void MacroAssembler::warn(const char* msg) { | |
1976
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5596 push(rsp); |
304 | 5597 andq(rsp, -16); // align stack as required by push_CPU_state and call |
5598 | |
5599 push_CPU_state(); // keeps alignment at 16 bytes | |
5600 lea(c_rarg0, ExternalAddress((address) msg)); | |
5601 call_VM_leaf(CAST_FROM_FN_PTR(address, warning), c_rarg0); | |
5602 pop_CPU_state(); | |
1976
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5603 pop(rsp); |
304 | 5604 } |
5605 | |
5606 #ifndef PRODUCT | |
5607 extern "C" void findpc(intptr_t x); | |
5608 #endif | |
5609 | |
5610 void MacroAssembler::debug64(char* msg, int64_t pc, int64_t regs[]) { | |
5611 // In order to get locks to work, we need to fake a in_VM state | |
5612 if (ShowMessageBoxOnError ) { | |
5613 JavaThread* thread = JavaThread::current(); | |
5614 JavaThreadState saved_state = thread->thread_state(); | |
5615 thread->set_thread_state(_thread_in_vm); | |
5616 #ifndef PRODUCT | |
5617 if (CountBytecodes || TraceBytecodes || StopInterpreterAt) { | |
5618 ttyLocker ttyl; | |
5619 BytecodeCounter::print(); | |
0 | 5620 } |
304 | 5621 #endif |
5622 // To see where a verify_oop failed, get $ebx+40/X for this frame. | |
5623 // XXX correct this offset for amd64 | |
5624 // This is the value of eip which points to where verify_oop will return. | |
5625 if (os::message_box(msg, "Execution stopped, print registers?")) { | |
5626 ttyLocker ttyl; | |
5627 tty->print_cr("rip = 0x%016lx", pc); | |
5628 #ifndef PRODUCT | |
5629 tty->cr(); | |
5630 findpc(pc); | |
5631 tty->cr(); | |
5632 #endif | |
5633 tty->print_cr("rax = 0x%016lx", regs[15]); | |
5634 tty->print_cr("rbx = 0x%016lx", regs[12]); | |
5635 tty->print_cr("rcx = 0x%016lx", regs[14]); | |
5636 tty->print_cr("rdx = 0x%016lx", regs[13]); | |
5637 tty->print_cr("rdi = 0x%016lx", regs[8]); | |
5638 tty->print_cr("rsi = 0x%016lx", regs[9]); | |
5639 tty->print_cr("rbp = 0x%016lx", regs[10]); | |
5640 tty->print_cr("rsp = 0x%016lx", regs[11]); | |
5641 tty->print_cr("r8 = 0x%016lx", regs[7]); | |
5642 tty->print_cr("r9 = 0x%016lx", regs[6]); | |
5643 tty->print_cr("r10 = 0x%016lx", regs[5]); | |
5644 tty->print_cr("r11 = 0x%016lx", regs[4]); | |
5645 tty->print_cr("r12 = 0x%016lx", regs[3]); | |
5646 tty->print_cr("r13 = 0x%016lx", regs[2]); | |
5647 tty->print_cr("r14 = 0x%016lx", regs[1]); | |
5648 tty->print_cr("r15 = 0x%016lx", regs[0]); | |
5649 BREAKPOINT; | |
0 | 5650 } |
304 | 5651 ThreadStateTransition::transition(thread, _thread_in_vm, saved_state); |
5652 } else { | |
5653 ttyLocker ttyl; | |
5654 ::tty->print_cr("=============== DEBUG MESSAGE: %s ================\n", | |
5655 msg); | |
5656 } | |
5657 } | |
5658 | |
5659 #endif // _LP64 | |
5660 | |
5661 // Now versions that are common to 32/64 bit | |
5662 | |
5663 void MacroAssembler::addptr(Register dst, int32_t imm32) { | |
5664 LP64_ONLY(addq(dst, imm32)) NOT_LP64(addl(dst, imm32)); | |
5665 } | |
5666 | |
5667 void MacroAssembler::addptr(Register dst, Register src) { | |
5668 LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src)); | |
5669 } | |
5670 | |
5671 void MacroAssembler::addptr(Address dst, Register src) { | |
5672 LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src)); | |
5673 } | |
5674 | |
5675 void MacroAssembler::align(int modulus) { | |
5676 if (offset() % modulus != 0) { | |
5677 nop(modulus - (offset() % modulus)); | |
5678 } | |
5679 } | |
5680 | |
5681 void MacroAssembler::andpd(XMMRegister dst, AddressLiteral src) { | |
1060 | 5682 if (reachable(src)) { |
5683 andpd(dst, as_Address(src)); | |
5684 } else { | |
5685 lea(rscratch1, src); | |
5686 andpd(dst, Address(rscratch1, 0)); | |
5687 } | |
304 | 5688 } |
5689 | |
5690 void MacroAssembler::andptr(Register dst, int32_t imm32) { | |
5691 LP64_ONLY(andq(dst, imm32)) NOT_LP64(andl(dst, imm32)); | |
5692 } | |
5693 | |
5694 void MacroAssembler::atomic_incl(AddressLiteral counter_addr) { | |
5695 pushf(); | |
5696 if (os::is_MP()) | |
5697 lock(); | |
5698 incrementl(counter_addr); | |
5699 popf(); | |
5700 } | |
5701 | |
5702 // Writes to stack successive pages until offset reached to check for | |
5703 // stack overflow + shadow pages. This clobbers tmp. | |
5704 void MacroAssembler::bang_stack_size(Register size, Register tmp) { | |
5705 movptr(tmp, rsp); | |
5706 // Bang stack for total size given plus shadow page size. | |
5707 // Bang one page at a time because large size can bang beyond yellow and | |
5708 // red zones. | |
5709 Label loop; | |
5710 bind(loop); | |
5711 movl(Address(tmp, (-os::vm_page_size())), size ); | |
5712 subptr(tmp, os::vm_page_size()); | |
5713 subl(size, os::vm_page_size()); | |
5714 jcc(Assembler::greater, loop); | |
5715 | |
5716 // Bang down shadow pages too. | |
5717 // The -1 because we already subtracted 1 page. | |
5718 for (int i = 0; i< StackShadowPages-1; i++) { | |
5719 // this could be any sized move but this is can be a debugging crumb | |
5720 // so the bigger the better. | |
5721 movptr(Address(tmp, (-i*os::vm_page_size())), size ); | |
5722 } | |
5723 } | |
5724 | |
5725 void MacroAssembler::biased_locking_exit(Register obj_reg, Register temp_reg, Label& done) { | |
5726 assert(UseBiasedLocking, "why call this otherwise?"); | |
5727 | |
5728 // Check for biased locking unlock case, which is a no-op | |
5729 // Note: we do not have to check the thread ID for two reasons. | |
5730 // First, the interpreter checks for IllegalMonitorStateException at | |
5731 // a higher level. Second, if the bias was revoked while we held the | |
5732 // lock, the object could not be rebiased toward another thread, so | |
5733 // the bias bit would be clear. | |
5734 movptr(temp_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes())); | |
5735 andptr(temp_reg, markOopDesc::biased_lock_mask_in_place); | |
5736 cmpptr(temp_reg, markOopDesc::biased_lock_pattern); | |
5737 jcc(Assembler::equal, done); | |
5738 } | |
5739 | |
5740 void MacroAssembler::c2bool(Register x) { | |
5741 // implements x == 0 ? 0 : 1 | |
5742 // note: must only look at least-significant byte of x | |
5743 // since C-style booleans are stored in one byte | |
5744 // only! (was bug) | |
5745 andl(x, 0xFF); | |
5746 setb(Assembler::notZero, x); | |
5747 } | |
5748 | |
5749 // Wouldn't need if AddressLiteral version had new name | |
5750 void MacroAssembler::call(Label& L, relocInfo::relocType rtype) { | |
5751 Assembler::call(L, rtype); | |
5752 } | |
5753 | |
5754 void MacroAssembler::call(Register entry) { | |
5755 Assembler::call(entry); | |
5756 } | |
5757 | |
5758 void MacroAssembler::call(AddressLiteral entry) { | |
5759 if (reachable(entry)) { | |
5760 Assembler::call_literal(entry.target(), entry.rspec()); | |
5761 } else { | |
5762 lea(rscratch1, entry); | |
5763 Assembler::call(rscratch1); | |
5764 } | |
5765 } | |
5766 | |
5767 // Implementation of call_VM versions | |
5768 | |
5769 void MacroAssembler::call_VM(Register oop_result, | |
5770 address entry_point, | |
5771 bool check_exceptions) { | |
5772 Label C, E; | |
5773 call(C, relocInfo::none); | |
5774 jmp(E); | |
5775 | |
5776 bind(C); | |
5777 call_VM_helper(oop_result, entry_point, 0, check_exceptions); | |
5778 ret(0); | |
5779 | |
5780 bind(E); | |
5781 } | |
5782 | |
5783 void MacroAssembler::call_VM(Register oop_result, | |
5784 address entry_point, | |
5785 Register arg_1, | |
5786 bool check_exceptions) { | |
5787 Label C, E; | |
5788 call(C, relocInfo::none); | |
5789 jmp(E); | |
5790 | |
5791 bind(C); | |
5792 pass_arg1(this, arg_1); | |
5793 call_VM_helper(oop_result, entry_point, 1, check_exceptions); | |
5794 ret(0); | |
5795 | |
5796 bind(E); | |
5797 } | |
5798 | |
5799 void MacroAssembler::call_VM(Register oop_result, | |
5800 address entry_point, | |
5801 Register arg_1, | |
5802 Register arg_2, | |
5803 bool check_exceptions) { | |
5804 Label C, E; | |
5805 call(C, relocInfo::none); | |
5806 jmp(E); | |
5807 | |
5808 bind(C); | |
5809 | |
5810 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
5811 | |
5812 pass_arg2(this, arg_2); | |
5813 pass_arg1(this, arg_1); | |
5814 call_VM_helper(oop_result, entry_point, 2, check_exceptions); | |
5815 ret(0); | |
5816 | |
5817 bind(E); | |
5818 } | |
5819 | |
5820 void MacroAssembler::call_VM(Register oop_result, | |
5821 address entry_point, | |
5822 Register arg_1, | |
5823 Register arg_2, | |
5824 Register arg_3, | |
5825 bool check_exceptions) { | |
5826 Label C, E; | |
5827 call(C, relocInfo::none); | |
5828 jmp(E); | |
5829 | |
5830 bind(C); | |
5831 | |
5832 LP64_ONLY(assert(arg_1 != c_rarg3, "smashed arg")); | |
5833 LP64_ONLY(assert(arg_2 != c_rarg3, "smashed arg")); | |
5834 pass_arg3(this, arg_3); | |
5835 | |
5836 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
5837 pass_arg2(this, arg_2); | |
5838 | |
5839 pass_arg1(this, arg_1); | |
5840 call_VM_helper(oop_result, entry_point, 3, check_exceptions); | |
5841 ret(0); | |
5842 | |
5843 bind(E); | |
5844 } | |
5845 | |
5846 void MacroAssembler::call_VM(Register oop_result, | |
5847 Register last_java_sp, | |
5848 address entry_point, | |
5849 int number_of_arguments, | |
5850 bool check_exceptions) { | |
5851 Register thread = LP64_ONLY(r15_thread) NOT_LP64(noreg); | |
5852 call_VM_base(oop_result, thread, last_java_sp, entry_point, number_of_arguments, check_exceptions); | |
5853 } | |
5854 | |
5855 void MacroAssembler::call_VM(Register oop_result, | |
5856 Register last_java_sp, | |
5857 address entry_point, | |
5858 Register arg_1, | |
5859 bool check_exceptions) { | |
5860 pass_arg1(this, arg_1); | |
5861 call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions); | |
5862 } | |
5863 | |
5864 void MacroAssembler::call_VM(Register oop_result, | |
5865 Register last_java_sp, | |
5866 address entry_point, | |
5867 Register arg_1, | |
5868 Register arg_2, | |
5869 bool check_exceptions) { | |
5870 | |
5871 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
5872 pass_arg2(this, arg_2); | |
5873 pass_arg1(this, arg_1); | |
5874 call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions); | |
5875 } | |
5876 | |
5877 void MacroAssembler::call_VM(Register oop_result, | |
5878 Register last_java_sp, | |
5879 address entry_point, | |
5880 Register arg_1, | |
5881 Register arg_2, | |
5882 Register arg_3, | |
5883 bool check_exceptions) { | |
5884 LP64_ONLY(assert(arg_1 != c_rarg3, "smashed arg")); | |
5885 LP64_ONLY(assert(arg_2 != c_rarg3, "smashed arg")); | |
5886 pass_arg3(this, arg_3); | |
5887 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
5888 pass_arg2(this, arg_2); | |
5889 pass_arg1(this, arg_1); | |
5890 call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions); | |
5891 } | |
5892 | |
5893 void MacroAssembler::call_VM_base(Register oop_result, | |
5894 Register java_thread, | |
5895 Register last_java_sp, | |
5896 address entry_point, | |
5897 int number_of_arguments, | |
5898 bool check_exceptions) { | |
5899 // determine java_thread register | |
5900 if (!java_thread->is_valid()) { | |
5901 #ifdef _LP64 | |
5902 java_thread = r15_thread; | |
5903 #else | |
5904 java_thread = rdi; | |
5905 get_thread(java_thread); | |
5906 #endif // LP64 | |
5907 } | |
5908 // determine last_java_sp register | |
5909 if (!last_java_sp->is_valid()) { | |
5910 last_java_sp = rsp; | |
5911 } | |
5912 // debugging support | |
5913 assert(number_of_arguments >= 0 , "cannot have negative number of arguments"); | |
5914 LP64_ONLY(assert(java_thread == r15_thread, "unexpected register")); | |
1976
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5915 #ifdef ASSERT |
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5916 LP64_ONLY(if (UseCompressedOops) verify_heapbase("call_VM_base");) |
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5917 #endif // ASSERT |
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5918 |
304 | 5919 assert(java_thread != oop_result , "cannot use the same register for java_thread & oop_result"); |
5920 assert(java_thread != last_java_sp, "cannot use the same register for java_thread & last_java_sp"); | |
5921 | |
5922 // push java thread (becomes first argument of C function) | |
5923 | |
5924 NOT_LP64(push(java_thread); number_of_arguments++); | |
5925 LP64_ONLY(mov(c_rarg0, r15_thread)); | |
5926 | |
5927 // set last Java frame before call | |
5928 assert(last_java_sp != rbp, "can't use ebp/rbp"); | |
5929 | |
5930 // Only interpreter should have to set fp | |
5931 set_last_Java_frame(java_thread, last_java_sp, rbp, NULL); | |
5932 | |
5933 // do the call, remove parameters | |
5934 MacroAssembler::call_VM_leaf_base(entry_point, number_of_arguments); | |
5935 | |
5936 // restore the thread (cannot use the pushed argument since arguments | |
5937 // may be overwritten by C code generated by an optimizing compiler); | |
5938 // however can use the register value directly if it is callee saved. | |
5939 if (LP64_ONLY(true ||) java_thread == rdi || java_thread == rsi) { | |
5940 // rdi & rsi (also r15) are callee saved -> nothing to do | |
5941 #ifdef ASSERT | |
5942 guarantee(java_thread != rax, "change this code"); | |
5943 push(rax); | |
5944 { Label L; | |
5945 get_thread(rax); | |
5946 cmpptr(java_thread, rax); | |
5947 jcc(Assembler::equal, L); | |
5948 stop("MacroAssembler::call_VM_base: rdi not callee saved?"); | |
5949 bind(L); | |
0 | 5950 } |
304 | 5951 pop(rax); |
5952 #endif | |
5953 } else { | |
5954 get_thread(java_thread); | |
5955 } | |
5956 // reset last Java frame | |
5957 // Only interpreter should have to clear fp | |
5958 reset_last_Java_frame(java_thread, true, false); | |
5959 | |
5960 #ifndef CC_INTERP | |
5961 // C++ interp handles this in the interpreter | |
5962 check_and_handle_popframe(java_thread); | |
5963 check_and_handle_earlyret(java_thread); | |
5964 #endif /* CC_INTERP */ | |
5965 | |
5966 if (check_exceptions) { | |
5967 // check for pending exceptions (java_thread is set upon return) | |
5968 cmpptr(Address(java_thread, Thread::pending_exception_offset()), (int32_t) NULL_WORD); | |
5969 #ifndef _LP64 | |
5970 jump_cc(Assembler::notEqual, | |
5971 RuntimeAddress(StubRoutines::forward_exception_entry())); | |
5972 #else | |
5973 // This used to conditionally jump to forward_exception however it is | |
5974 // possible if we relocate that the branch will not reach. So we must jump | |
5975 // around so we can always reach | |
5976 | |
5977 Label ok; | |
5978 jcc(Assembler::equal, ok); | |
5979 jump(RuntimeAddress(StubRoutines::forward_exception_entry())); | |
5980 bind(ok); | |
5981 #endif // LP64 | |
5982 } | |
5983 | |
5984 // get oop result if there is one and reset the value in the thread | |
5985 if (oop_result->is_valid()) { | |
5986 movptr(oop_result, Address(java_thread, JavaThread::vm_result_offset())); | |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5987 movptr(Address(java_thread, JavaThread::vm_result_offset()), NULL_WORD); |
304 | 5988 verify_oop(oop_result, "broken oop in call_VM_base"); |
5989 } | |
5990 } | |
5991 | |
5992 void MacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) { | |
5993 | |
5994 // Calculate the value for last_Java_sp | |
5995 // somewhat subtle. call_VM does an intermediate call | |
5996 // which places a return address on the stack just under the | |
5997 // stack pointer as the user finsihed with it. This allows | |
5998 // use to retrieve last_Java_pc from last_Java_sp[-1]. | |
5999 // On 32bit we then have to push additional args on the stack to accomplish | |
6000 // the actual requested call. On 64bit call_VM only can use register args | |
6001 // so the only extra space is the return address that call_VM created. | |
6002 // This hopefully explains the calculations here. | |
6003 | |
6004 #ifdef _LP64 | |
6005 // We've pushed one address, correct last_Java_sp | |
6006 lea(rax, Address(rsp, wordSize)); | |
6007 #else | |
6008 lea(rax, Address(rsp, (1 + number_of_arguments) * wordSize)); | |
6009 #endif // LP64 | |
6010 | |
6011 call_VM_base(oop_result, noreg, rax, entry_point, number_of_arguments, check_exceptions); | |
6012 | |
6013 } | |
6014 | |
6015 void MacroAssembler::call_VM_leaf(address entry_point, int number_of_arguments) { | |
6016 call_VM_leaf_base(entry_point, number_of_arguments); | |
6017 } | |
6018 | |
6019 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0) { | |
6020 pass_arg0(this, arg_0); | |
6021 call_VM_leaf(entry_point, 1); | |
6022 } | |
6023 | |
6024 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1) { | |
6025 | |
6026 LP64_ONLY(assert(arg_0 != c_rarg1, "smashed arg")); | |
6027 pass_arg1(this, arg_1); | |
6028 pass_arg0(this, arg_0); | |
6029 call_VM_leaf(entry_point, 2); | |
6030 } | |
6031 | |
6032 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) { | |
6033 LP64_ONLY(assert(arg_0 != c_rarg2, "smashed arg")); | |
6034 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
6035 pass_arg2(this, arg_2); | |
6036 LP64_ONLY(assert(arg_0 != c_rarg1, "smashed arg")); | |
6037 pass_arg1(this, arg_1); | |
6038 pass_arg0(this, arg_0); | |
6039 call_VM_leaf(entry_point, 3); | |
6040 } | |
6041 | |
6042 void MacroAssembler::check_and_handle_earlyret(Register java_thread) { | |
6043 } | |
6044 | |
6045 void MacroAssembler::check_and_handle_popframe(Register java_thread) { | |
6046 } | |
6047 | |
6048 void MacroAssembler::cmp32(AddressLiteral src1, int32_t imm) { | |
6049 if (reachable(src1)) { | |
6050 cmpl(as_Address(src1), imm); | |
6051 } else { | |
6052 lea(rscratch1, src1); | |
6053 cmpl(Address(rscratch1, 0), imm); | |
6054 } | |
6055 } | |
6056 | |
6057 void MacroAssembler::cmp32(Register src1, AddressLiteral src2) { | |
6058 assert(!src2.is_lval(), "use cmpptr"); | |
6059 if (reachable(src2)) { | |
6060 cmpl(src1, as_Address(src2)); | |
6061 } else { | |
6062 lea(rscratch1, src2); | |
6063 cmpl(src1, Address(rscratch1, 0)); | |
6064 } | |
6065 } | |
6066 | |
6067 void MacroAssembler::cmp32(Register src1, int32_t imm) { | |
6068 Assembler::cmpl(src1, imm); | |
6069 } | |
6070 | |
6071 void MacroAssembler::cmp32(Register src1, Address src2) { | |
6072 Assembler::cmpl(src1, src2); | |
6073 } | |
6074 | |
6075 void MacroAssembler::cmpsd2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less) { | |
6076 ucomisd(opr1, opr2); | |
6077 | |
6078 Label L; | |
6079 if (unordered_is_less) { | |
6080 movl(dst, -1); | |
6081 jcc(Assembler::parity, L); | |
6082 jcc(Assembler::below , L); | |
6083 movl(dst, 0); | |
6084 jcc(Assembler::equal , L); | |
6085 increment(dst); | |
6086 } else { // unordered is greater | |
6087 movl(dst, 1); | |
6088 jcc(Assembler::parity, L); | |
6089 jcc(Assembler::above , L); | |
6090 movl(dst, 0); | |
6091 jcc(Assembler::equal , L); | |
6092 decrementl(dst); | |
6093 } | |
6094 bind(L); | |
6095 } | |
6096 | |
6097 void MacroAssembler::cmpss2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less) { | |
6098 ucomiss(opr1, opr2); | |
6099 | |
6100 Label L; | |
6101 if (unordered_is_less) { | |
6102 movl(dst, -1); | |
6103 jcc(Assembler::parity, L); | |
6104 jcc(Assembler::below , L); | |
6105 movl(dst, 0); | |
6106 jcc(Assembler::equal , L); | |
6107 increment(dst); | |
6108 } else { // unordered is greater | |
6109 movl(dst, 1); | |
6110 jcc(Assembler::parity, L); | |
6111 jcc(Assembler::above , L); | |
6112 movl(dst, 0); | |
6113 jcc(Assembler::equal , L); | |
6114 decrementl(dst); | |
6115 } | |
6116 bind(L); | |
6117 } | |
6118 | |
6119 | |
6120 void MacroAssembler::cmp8(AddressLiteral src1, int imm) { | |
6121 if (reachable(src1)) { | |
6122 cmpb(as_Address(src1), imm); | |
6123 } else { | |
6124 lea(rscratch1, src1); | |
6125 cmpb(Address(rscratch1, 0), imm); | |
6126 } | |
6127 } | |
6128 | |
6129 void MacroAssembler::cmpptr(Register src1, AddressLiteral src2) { | |
6130 #ifdef _LP64 | |
6131 if (src2.is_lval()) { | |
6132 movptr(rscratch1, src2); | |
6133 Assembler::cmpq(src1, rscratch1); | |
6134 } else if (reachable(src2)) { | |
6135 cmpq(src1, as_Address(src2)); | |
6136 } else { | |
6137 lea(rscratch1, src2); | |
6138 Assembler::cmpq(src1, Address(rscratch1, 0)); | |
6139 } | |
6140 #else | |
6141 if (src2.is_lval()) { | |
6142 cmp_literal32(src1, (int32_t) src2.target(), src2.rspec()); | |
6143 } else { | |
6144 cmpl(src1, as_Address(src2)); | |
6145 } | |
6146 #endif // _LP64 | |
6147 } | |
6148 | |
6149 void MacroAssembler::cmpptr(Address src1, AddressLiteral src2) { | |
6150 assert(src2.is_lval(), "not a mem-mem compare"); | |
6151 #ifdef _LP64 | |
6152 // moves src2's literal address | |
6153 movptr(rscratch1, src2); | |
6154 Assembler::cmpq(src1, rscratch1); | |
6155 #else | |
6156 cmp_literal32(src1, (int32_t) src2.target(), src2.rspec()); | |
6157 #endif // _LP64 | |
6158 } | |
6159 | |
6160 void MacroAssembler::locked_cmpxchgptr(Register reg, AddressLiteral adr) { | |
6161 if (reachable(adr)) { | |
6162 if (os::is_MP()) | |
6163 lock(); | |
6164 cmpxchgptr(reg, as_Address(adr)); | |
6165 } else { | |
6166 lea(rscratch1, adr); | |
6167 if (os::is_MP()) | |
6168 lock(); | |
6169 cmpxchgptr(reg, Address(rscratch1, 0)); | |
6170 } | |
6171 } | |
6172 | |
6173 void MacroAssembler::cmpxchgptr(Register reg, Address adr) { | |
6174 LP64_ONLY(cmpxchgq(reg, adr)) NOT_LP64(cmpxchgl(reg, adr)); | |
6175 } | |
6176 | |
6177 void MacroAssembler::comisd(XMMRegister dst, AddressLiteral src) { | |
1060 | 6178 if (reachable(src)) { |
6179 comisd(dst, as_Address(src)); | |
6180 } else { | |
6181 lea(rscratch1, src); | |
6182 comisd(dst, Address(rscratch1, 0)); | |
6183 } | |
304 | 6184 } |
6185 | |
6186 void MacroAssembler::comiss(XMMRegister dst, AddressLiteral src) { | |
1060 | 6187 if (reachable(src)) { |
6188 comiss(dst, as_Address(src)); | |
6189 } else { | |
6190 lea(rscratch1, src); | |
6191 comiss(dst, Address(rscratch1, 0)); | |
6192 } | |
304 | 6193 } |
6194 | |
6195 | |
6196 void MacroAssembler::cond_inc32(Condition cond, AddressLiteral counter_addr) { | |
6197 Condition negated_cond = negate_condition(cond); | |
6198 Label L; | |
6199 jcc(negated_cond, L); | |
6200 atomic_incl(counter_addr); | |
6201 bind(L); | |
6202 } | |
6203 | |
6204 int MacroAssembler::corrected_idivl(Register reg) { | |
6205 // Full implementation of Java idiv and irem; checks for | |
6206 // special case as described in JVM spec., p.243 & p.271. | |
6207 // The function returns the (pc) offset of the idivl | |
6208 // instruction - may be needed for implicit exceptions. | |
6209 // | |
6210 // normal case special case | |
6211 // | |
6212 // input : rax,: dividend min_int | |
6213 // reg: divisor (may not be rax,/rdx) -1 | |
6214 // | |
6215 // output: rax,: quotient (= rax, idiv reg) min_int | |
6216 // rdx: remainder (= rax, irem reg) 0 | |
6217 assert(reg != rax && reg != rdx, "reg cannot be rax, or rdx register"); | |
6218 const int min_int = 0x80000000; | |
6219 Label normal_case, special_case; | |
6220 | |
6221 // check for special case | |
6222 cmpl(rax, min_int); | |
6223 jcc(Assembler::notEqual, normal_case); | |
6224 xorl(rdx, rdx); // prepare rdx for possible special case (where remainder = 0) | |
6225 cmpl(reg, -1); | |
6226 jcc(Assembler::equal, special_case); | |
6227 | |
6228 // handle normal case | |
6229 bind(normal_case); | |
6230 cdql(); | |
6231 int idivl_offset = offset(); | |
6232 idivl(reg); | |
6233 | |
6234 // normal and special case exit | |
6235 bind(special_case); | |
6236 | |
6237 return idivl_offset; | |
6238 } | |
6239 | |
6240 | |
6241 | |
6242 void MacroAssembler::decrementl(Register reg, int value) { | |
6243 if (value == min_jint) {subl(reg, value) ; return; } | |
6244 if (value < 0) { incrementl(reg, -value); return; } | |
6245 if (value == 0) { ; return; } | |
6246 if (value == 1 && UseIncDec) { decl(reg) ; return; } | |
6247 /* else */ { subl(reg, value) ; return; } | |
6248 } | |
6249 | |
6250 void MacroAssembler::decrementl(Address dst, int value) { | |
6251 if (value == min_jint) {subl(dst, value) ; return; } | |
6252 if (value < 0) { incrementl(dst, -value); return; } | |
6253 if (value == 0) { ; return; } | |
6254 if (value == 1 && UseIncDec) { decl(dst) ; return; } | |
6255 /* else */ { subl(dst, value) ; return; } | |
6256 } | |
6257 | |
6258 void MacroAssembler::division_with_shift (Register reg, int shift_value) { | |
6259 assert (shift_value > 0, "illegal shift value"); | |
6260 Label _is_positive; | |
6261 testl (reg, reg); | |
6262 jcc (Assembler::positive, _is_positive); | |
6263 int offset = (1 << shift_value) - 1 ; | |
6264 | |
6265 if (offset == 1) { | |
6266 incrementl(reg); | |
6267 } else { | |
6268 addl(reg, offset); | |
6269 } | |
6270 | |
6271 bind (_is_positive); | |
6272 sarl(reg, shift_value); | |
6273 } | |
6274 | |
6275 // !defined(COMPILER2) is because of stupid core builds | |
6276 #if !defined(_LP64) || defined(COMPILER1) || !defined(COMPILER2) | |
6277 void MacroAssembler::empty_FPU_stack() { | |
6278 if (VM_Version::supports_mmx()) { | |
6279 emms(); | |
6280 } else { | |
6281 for (int i = 8; i-- > 0; ) ffree(i); | |
6282 } | |
6283 } | |
6284 #endif // !LP64 || C1 || !C2 | |
6285 | |
6286 | |
6287 // Defines obj, preserves var_size_in_bytes | |
6288 void MacroAssembler::eden_allocate(Register obj, | |
6289 Register var_size_in_bytes, | |
6290 int con_size_in_bytes, | |
6291 Register t1, | |
6292 Label& slow_case) { | |
6293 assert(obj == rax, "obj must be in rax, for cmpxchg"); | |
6294 assert_different_registers(obj, var_size_in_bytes, t1); | |
362 | 6295 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) { |
6296 jmp(slow_case); | |
304 | 6297 } else { |
362 | 6298 Register end = t1; |
6299 Label retry; | |
6300 bind(retry); | |
6301 ExternalAddress heap_top((address) Universe::heap()->top_addr()); | |
6302 movptr(obj, heap_top); | |
6303 if (var_size_in_bytes == noreg) { | |
6304 lea(end, Address(obj, con_size_in_bytes)); | |
6305 } else { | |
6306 lea(end, Address(obj, var_size_in_bytes, Address::times_1)); | |
6307 } | |
6308 // if end < obj then we wrapped around => object too long => slow case | |
6309 cmpptr(end, obj); | |
6310 jcc(Assembler::below, slow_case); | |
6311 cmpptr(end, ExternalAddress((address) Universe::heap()->end_addr())); | |
6312 jcc(Assembler::above, slow_case); | |
6313 // Compare obj with the top addr, and if still equal, store the new top addr in | |
6314 // end at the address of the top addr pointer. Sets ZF if was equal, and clears | |
6315 // it otherwise. Use lock prefix for atomicity on MPs. | |
6316 locked_cmpxchgptr(end, heap_top); | |
6317 jcc(Assembler::notEqual, retry); | |
6318 } | |
304 | 6319 } |
6320 | |
6321 void MacroAssembler::enter() { | |
6322 push(rbp); | |
6323 mov(rbp, rsp); | |
6324 } | |
0 | 6325 |
6326 void MacroAssembler::fcmp(Register tmp) { | |
6327 fcmp(tmp, 1, true, true); | |
6328 } | |
6329 | |
6330 void MacroAssembler::fcmp(Register tmp, int index, bool pop_left, bool pop_right) { | |
6331 assert(!pop_right || pop_left, "usage error"); | |
6332 if (VM_Version::supports_cmov()) { | |
6333 assert(tmp == noreg, "unneeded temp"); | |
6334 if (pop_left) { | |
6335 fucomip(index); | |
6336 } else { | |
6337 fucomi(index); | |
6338 } | |
6339 if (pop_right) { | |
6340 fpop(); | |
6341 } | |
6342 } else { | |
6343 assert(tmp != noreg, "need temp"); | |
6344 if (pop_left) { | |
6345 if (pop_right) { | |
6346 fcompp(); | |
6347 } else { | |
6348 fcomp(index); | |
6349 } | |
6350 } else { | |
6351 fcom(index); | |
6352 } | |
6353 // convert FPU condition into eflags condition via rax, | |
6354 save_rax(tmp); | |
6355 fwait(); fnstsw_ax(); | |
6356 sahf(); | |
6357 restore_rax(tmp); | |
6358 } | |
6359 // condition codes set as follows: | |
6360 // | |
6361 // CF (corresponds to C0) if x < y | |
6362 // PF (corresponds to C2) if unordered | |
6363 // ZF (corresponds to C3) if x = y | |
6364 } | |
6365 | |
6366 void MacroAssembler::fcmp2int(Register dst, bool unordered_is_less) { | |
6367 fcmp2int(dst, unordered_is_less, 1, true, true); | |
6368 } | |
6369 | |
6370 void MacroAssembler::fcmp2int(Register dst, bool unordered_is_less, int index, bool pop_left, bool pop_right) { | |
6371 fcmp(VM_Version::supports_cmov() ? noreg : dst, index, pop_left, pop_right); | |
6372 Label L; | |
6373 if (unordered_is_less) { | |
6374 movl(dst, -1); | |
6375 jcc(Assembler::parity, L); | |
6376 jcc(Assembler::below , L); | |
6377 movl(dst, 0); | |
6378 jcc(Assembler::equal , L); | |
6379 increment(dst); | |
6380 } else { // unordered is greater | |
6381 movl(dst, 1); | |
6382 jcc(Assembler::parity, L); | |
6383 jcc(Assembler::above , L); | |
6384 movl(dst, 0); | |
6385 jcc(Assembler::equal , L); | |
304 | 6386 decrementl(dst); |
0 | 6387 } |
6388 bind(L); | |
6389 } | |
6390 | |
304 | 6391 void MacroAssembler::fld_d(AddressLiteral src) { |
6392 fld_d(as_Address(src)); | |
6393 } | |
6394 | |
6395 void MacroAssembler::fld_s(AddressLiteral src) { | |
6396 fld_s(as_Address(src)); | |
6397 } | |
6398 | |
6399 void MacroAssembler::fld_x(AddressLiteral src) { | |
6400 Assembler::fld_x(as_Address(src)); | |
6401 } | |
6402 | |
6403 void MacroAssembler::fldcw(AddressLiteral src) { | |
6404 Assembler::fldcw(as_Address(src)); | |
6405 } | |
0 | 6406 |
6407 void MacroAssembler::fpop() { | |
6408 ffree(); | |
6409 fincstp(); | |
6410 } | |
6411 | |
304 | 6412 void MacroAssembler::fremr(Register tmp) { |
6413 save_rax(tmp); | |
6414 { Label L; | |
6415 bind(L); | |
6416 fprem(); | |
6417 fwait(); fnstsw_ax(); | |
6418 #ifdef _LP64 | |
6419 testl(rax, 0x400); | |
6420 jcc(Assembler::notEqual, L); | |
6421 #else | |
6422 sahf(); | |
6423 jcc(Assembler::parity, L); | |
6424 #endif // _LP64 | |
6425 } | |
6426 restore_rax(tmp); | |
6427 // Result is in ST0. | |
6428 // Note: fxch & fpop to get rid of ST1 | |
6429 // (otherwise FPU stack could overflow eventually) | |
6430 fxch(1); | |
6431 fpop(); | |
6432 } | |
6433 | |
6434 | |
6435 void MacroAssembler::incrementl(AddressLiteral dst) { | |
6436 if (reachable(dst)) { | |
6437 incrementl(as_Address(dst)); | |
0 | 6438 } else { |
304 | 6439 lea(rscratch1, dst); |
6440 incrementl(Address(rscratch1, 0)); | |
6441 } | |
6442 } | |
6443 | |
6444 void MacroAssembler::incrementl(ArrayAddress dst) { | |
6445 incrementl(as_Address(dst)); | |
6446 } | |
6447 | |
6448 void MacroAssembler::incrementl(Register reg, int value) { | |
6449 if (value == min_jint) {addl(reg, value) ; return; } | |
6450 if (value < 0) { decrementl(reg, -value); return; } | |
6451 if (value == 0) { ; return; } | |
6452 if (value == 1 && UseIncDec) { incl(reg) ; return; } | |
6453 /* else */ { addl(reg, value) ; return; } | |
6454 } | |
6455 | |
6456 void MacroAssembler::incrementl(Address dst, int value) { | |
6457 if (value == min_jint) {addl(dst, value) ; return; } | |
6458 if (value < 0) { decrementl(dst, -value); return; } | |
6459 if (value == 0) { ; return; } | |
6460 if (value == 1 && UseIncDec) { incl(dst) ; return; } | |
6461 /* else */ { addl(dst, value) ; return; } | |
6462 } | |
6463 | |
6464 void MacroAssembler::jump(AddressLiteral dst) { | |
6465 if (reachable(dst)) { | |
6466 jmp_literal(dst.target(), dst.rspec()); | |
6467 } else { | |
6468 lea(rscratch1, dst); | |
6469 jmp(rscratch1); | |
6470 } | |
6471 } | |
6472 | |
6473 void MacroAssembler::jump_cc(Condition cc, AddressLiteral dst) { | |
6474 if (reachable(dst)) { | |
6475 InstructionMark im(this); | |
6476 relocate(dst.reloc()); | |
6477 const int short_size = 2; | |
6478 const int long_size = 6; | |
6479 int offs = (intptr_t)dst.target() - ((intptr_t)_code_pos); | |
6480 if (dst.reloc() == relocInfo::none && is8bit(offs - short_size)) { | |
6481 // 0111 tttn #8-bit disp | |
6482 emit_byte(0x70 | cc); | |
6483 emit_byte((offs - short_size) & 0xFF); | |
6484 } else { | |
6485 // 0000 1111 1000 tttn #32-bit disp | |
6486 emit_byte(0x0F); | |
6487 emit_byte(0x80 | cc); | |
6488 emit_long(offs - long_size); | |
6489 } | |
0 | 6490 } else { |
304 | 6491 #ifdef ASSERT |
6492 warning("reversing conditional branch"); | |
6493 #endif /* ASSERT */ | |
6494 Label skip; | |
6495 jccb(reverse[cc], skip); | |
6496 lea(rscratch1, dst); | |
6497 Assembler::jmp(rscratch1); | |
6498 bind(skip); | |
6499 } | |
6500 } | |
6501 | |
6502 void MacroAssembler::ldmxcsr(AddressLiteral src) { | |
6503 if (reachable(src)) { | |
6504 Assembler::ldmxcsr(as_Address(src)); | |
6505 } else { | |
6506 lea(rscratch1, src); | |
6507 Assembler::ldmxcsr(Address(rscratch1, 0)); | |
6508 } | |
6509 } | |
6510 | |
6511 int MacroAssembler::load_signed_byte(Register dst, Address src) { | |
6512 int off; | |
6513 if (LP64_ONLY(true ||) VM_Version::is_P6()) { | |
6514 off = offset(); | |
6515 movsbl(dst, src); // movsxb | |
6516 } else { | |
6517 off = load_unsigned_byte(dst, src); | |
6518 shll(dst, 24); | |
6519 sarl(dst, 24); | |
6520 } | |
6521 return off; | |
6522 } | |
6523 | |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6524 // Note: load_signed_short used to be called load_signed_word. |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6525 // Although the 'w' in x86 opcodes refers to the term "word" in the assembler |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6526 // manual, which means 16 bits, that usage is found nowhere in HotSpot code. |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6527 // The term "word" in HotSpot means a 32- or 64-bit machine word. |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6528 int MacroAssembler::load_signed_short(Register dst, Address src) { |
304 | 6529 int off; |
6530 if (LP64_ONLY(true ||) VM_Version::is_P6()) { | |
6531 // This is dubious to me since it seems safe to do a signed 16 => 64 bit | |
6532 // version but this is what 64bit has always done. This seems to imply | |
6533 // that users are only using 32bits worth. | |
6534 off = offset(); | |
6535 movswl(dst, src); // movsxw | |
6536 } else { | |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6537 off = load_unsigned_short(dst, src); |
304 | 6538 shll(dst, 16); |
6539 sarl(dst, 16); | |
6540 } | |
6541 return off; | |
6542 } | |
6543 | |
6544 int MacroAssembler::load_unsigned_byte(Register dst, Address src) { | |
6545 // According to Intel Doc. AP-526, "Zero-Extension of Short", p.16, | |
6546 // and "3.9 Partial Register Penalties", p. 22). | |
6547 int off; | |
6548 if (LP64_ONLY(true || ) VM_Version::is_P6() || src.uses(dst)) { | |
6549 off = offset(); | |
6550 movzbl(dst, src); // movzxb | |
6551 } else { | |
6552 xorl(dst, dst); | |
6553 off = offset(); | |
6554 movb(dst, src); | |
6555 } | |
6556 return off; | |
6557 } | |
6558 | |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6559 // Note: load_unsigned_short used to be called load_unsigned_word. |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6560 int MacroAssembler::load_unsigned_short(Register dst, Address src) { |
304 | 6561 // According to Intel Doc. AP-526, "Zero-Extension of Short", p.16, |
6562 // and "3.9 Partial Register Penalties", p. 22). | |
6563 int off; | |
6564 if (LP64_ONLY(true ||) VM_Version::is_P6() || src.uses(dst)) { | |
6565 off = offset(); | |
6566 movzwl(dst, src); // movzxw | |
6567 } else { | |
6568 xorl(dst, dst); | |
6569 off = offset(); | |
6570 movw(dst, src); | |
6571 } | |
6572 return off; | |
6573 } | |
6574 | |
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6575 void MacroAssembler::load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2) { |
1503 | 6576 switch (size_in_bytes) { |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6577 #ifndef _LP64 |
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6578 case 8: |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6579 assert(dst2 != noreg, "second dest register required"); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6580 movl(dst, src); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6581 movl(dst2, src.plus_disp(BytesPerInt)); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6582 break; |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6583 #else |
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6584 case 8: movq(dst, src); break; |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6585 #endif |
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6586 case 4: movl(dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6587 case 2: is_signed ? load_signed_short(dst, src) : load_unsigned_short(dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6588 case 1: is_signed ? load_signed_byte( dst, src) : load_unsigned_byte( dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6589 default: ShouldNotReachHere(); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6590 } |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6591 } |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6592 |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6593 void MacroAssembler::store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2) { |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6594 switch (size_in_bytes) { |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6595 #ifndef _LP64 |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6596 case 8: |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6597 assert(src2 != noreg, "second source register required"); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6598 movl(dst, src); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6599 movl(dst.plus_disp(BytesPerInt), src2); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6600 break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6601 #else |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6602 case 8: movq(dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6603 #endif |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6604 case 4: movl(dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6605 case 2: movw(dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6606 case 1: movb(dst, src); break; |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6607 default: ShouldNotReachHere(); |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6608 } |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6609 } |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6610 |
304 | 6611 void MacroAssembler::mov32(AddressLiteral dst, Register src) { |
6612 if (reachable(dst)) { | |
6613 movl(as_Address(dst), src); | |
6614 } else { | |
6615 lea(rscratch1, dst); | |
6616 movl(Address(rscratch1, 0), src); | |
6617 } | |
6618 } | |
6619 | |
6620 void MacroAssembler::mov32(Register dst, AddressLiteral src) { | |
6621 if (reachable(src)) { | |
6622 movl(dst, as_Address(src)); | |
6623 } else { | |
6624 lea(rscratch1, src); | |
6625 movl(dst, Address(rscratch1, 0)); | |
6626 } | |
0 | 6627 } |
6628 | |
6629 // C++ bool manipulation | |
6630 | |
6631 void MacroAssembler::movbool(Register dst, Address src) { | |
6632 if(sizeof(bool) == 1) | |
6633 movb(dst, src); | |
6634 else if(sizeof(bool) == 2) | |
6635 movw(dst, src); | |
6636 else if(sizeof(bool) == 4) | |
6637 movl(dst, src); | |
6638 else | |
6639 // unsupported | |
6640 ShouldNotReachHere(); | |
6641 } | |
6642 | |
6643 void MacroAssembler::movbool(Address dst, bool boolconst) { | |
6644 if(sizeof(bool) == 1) | |
6645 movb(dst, (int) boolconst); | |
6646 else if(sizeof(bool) == 2) | |
6647 movw(dst, (int) boolconst); | |
6648 else if(sizeof(bool) == 4) | |
6649 movl(dst, (int) boolconst); | |
6650 else | |
6651 // unsupported | |
6652 ShouldNotReachHere(); | |
6653 } | |
6654 | |
6655 void MacroAssembler::movbool(Address dst, Register src) { | |
6656 if(sizeof(bool) == 1) | |
6657 movb(dst, src); | |
6658 else if(sizeof(bool) == 2) | |
6659 movw(dst, src); | |
6660 else if(sizeof(bool) == 4) | |
6661 movl(dst, src); | |
6662 else | |
6663 // unsupported | |
6664 ShouldNotReachHere(); | |
6665 } | |
6666 | |
304 | 6667 void MacroAssembler::movbyte(ArrayAddress dst, int src) { |
6668 movb(as_Address(dst), src); | |
6669 } | |
6670 | |
6671 void MacroAssembler::movdbl(XMMRegister dst, AddressLiteral src) { | |
6672 if (reachable(src)) { | |
6673 if (UseXmmLoadAndClearUpper) { | |
6674 movsd (dst, as_Address(src)); | |
6675 } else { | |
6676 movlpd(dst, as_Address(src)); | |
6677 } | |
6678 } else { | |
6679 lea(rscratch1, src); | |
6680 if (UseXmmLoadAndClearUpper) { | |
6681 movsd (dst, Address(rscratch1, 0)); | |
6682 } else { | |
6683 movlpd(dst, Address(rscratch1, 0)); | |
6684 } | |
6685 } | |
6686 } | |
6687 | |
6688 void MacroAssembler::movflt(XMMRegister dst, AddressLiteral src) { | |
6689 if (reachable(src)) { | |
6690 movss(dst, as_Address(src)); | |
6691 } else { | |
6692 lea(rscratch1, src); | |
6693 movss(dst, Address(rscratch1, 0)); | |
6694 } | |
6695 } | |
6696 | |
6697 void MacroAssembler::movptr(Register dst, Register src) { | |
6698 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
6699 } | |
6700 | |
6701 void MacroAssembler::movptr(Register dst, Address src) { | |
6702 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
6703 } | |
6704 | |
6705 // src should NEVER be a real pointer. Use AddressLiteral for true pointers | |
6706 void MacroAssembler::movptr(Register dst, intptr_t src) { | |
6707 LP64_ONLY(mov64(dst, src)) NOT_LP64(movl(dst, src)); | |
6708 } | |
6709 | |
6710 void MacroAssembler::movptr(Address dst, Register src) { | |
6711 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
6712 } | |
6713 | |
6714 void MacroAssembler::movss(XMMRegister dst, AddressLiteral src) { | |
6715 if (reachable(src)) { | |
6716 movss(dst, as_Address(src)); | |
6717 } else { | |
6718 lea(rscratch1, src); | |
6719 movss(dst, Address(rscratch1, 0)); | |
6720 } | |
6721 } | |
6722 | |
6723 void MacroAssembler::null_check(Register reg, int offset) { | |
6724 if (needs_explicit_null_check(offset)) { | |
6725 // provoke OS NULL exception if reg = NULL by | |
6726 // accessing M[reg] w/o changing any (non-CC) registers | |
6727 // NOTE: cmpl is plenty here to provoke a segv | |
6728 cmpptr(rax, Address(reg, 0)); | |
6729 // Note: should probably use testl(rax, Address(reg, 0)); | |
6730 // may be shorter code (however, this version of | |
6731 // testl needs to be implemented first) | |
6732 } else { | |
6733 // nothing to do, (later) access of M[reg + offset] | |
6734 // will provoke OS NULL exception if reg = NULL | |
6735 } | |
6736 } | |
6737 | |
6738 void MacroAssembler::os_breakpoint() { | |
6739 // instead of directly emitting a breakpoint, call os:breakpoint for better debugability | |
6740 // (e.g., MSVC can't call ps() otherwise) | |
6741 call(RuntimeAddress(CAST_FROM_FN_PTR(address, os::breakpoint))); | |
6742 } | |
6743 | |
6744 void MacroAssembler::pop_CPU_state() { | |
6745 pop_FPU_state(); | |
6746 pop_IU_state(); | |
6747 } | |
6748 | |
6749 void MacroAssembler::pop_FPU_state() { | |
6750 NOT_LP64(frstor(Address(rsp, 0));) | |
6751 LP64_ONLY(fxrstor(Address(rsp, 0));) | |
6752 addptr(rsp, FPUStateSizeInWords * wordSize); | |
6753 } | |
6754 | |
6755 void MacroAssembler::pop_IU_state() { | |
6756 popa(); | |
6757 LP64_ONLY(addq(rsp, 8)); | |
6758 popf(); | |
6759 } | |
6760 | |
6761 // Save Integer and Float state | |
6762 // Warning: Stack must be 16 byte aligned (64bit) | |
6763 void MacroAssembler::push_CPU_state() { | |
6764 push_IU_state(); | |
6765 push_FPU_state(); | |
6766 } | |
6767 | |
6768 void MacroAssembler::push_FPU_state() { | |
6769 subptr(rsp, FPUStateSizeInWords * wordSize); | |
6770 #ifndef _LP64 | |
6771 fnsave(Address(rsp, 0)); | |
6772 fwait(); | |
6773 #else | |
6774 fxsave(Address(rsp, 0)); | |
6775 #endif // LP64 | |
6776 } | |
6777 | |
6778 void MacroAssembler::push_IU_state() { | |
6779 // Push flags first because pusha kills them | |
6780 pushf(); | |
6781 // Make sure rsp stays 16-byte aligned | |
6782 LP64_ONLY(subq(rsp, 8)); | |
6783 pusha(); | |
6784 } | |
6785 | |
6786 void MacroAssembler::reset_last_Java_frame(Register java_thread, bool clear_fp, bool clear_pc) { | |
6787 // determine java_thread register | |
6788 if (!java_thread->is_valid()) { | |
6789 java_thread = rdi; | |
6790 get_thread(java_thread); | |
6791 } | |
6792 // we must set sp to zero to clear frame | |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
6793 movptr(Address(java_thread, JavaThread::last_Java_sp_offset()), NULL_WORD); |
304 | 6794 if (clear_fp) { |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
6795 movptr(Address(java_thread, JavaThread::last_Java_fp_offset()), NULL_WORD); |
304 | 6796 } |
6797 | |
6798 if (clear_pc) | |
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
6799 movptr(Address(java_thread, JavaThread::last_Java_pc_offset()), NULL_WORD); |
304 | 6800 |
6801 } | |
6802 | |
6803 void MacroAssembler::restore_rax(Register tmp) { | |
6804 if (tmp == noreg) pop(rax); | |
6805 else if (tmp != rax) mov(rax, tmp); | |
6806 } | |
6807 | |
6808 void MacroAssembler::round_to(Register reg, int modulus) { | |
6809 addptr(reg, modulus - 1); | |
6810 andptr(reg, -modulus); | |
6811 } | |
6812 | |
6813 void MacroAssembler::save_rax(Register tmp) { | |
6814 if (tmp == noreg) push(rax); | |
6815 else if (tmp != rax) mov(tmp, rax); | |
6816 } | |
6817 | |
6818 // Write serialization page so VM thread can do a pseudo remote membar. | |
6819 // We use the current thread pointer to calculate a thread specific | |
6820 // offset to write to within the page. This minimizes bus traffic | |
6821 // due to cache line collision. | |
6822 void MacroAssembler::serialize_memory(Register thread, Register tmp) { | |
6823 movl(tmp, thread); | |
6824 shrl(tmp, os::get_serialize_page_shift_count()); | |
6825 andl(tmp, (os::vm_page_size() - sizeof(int))); | |
6826 | |
6827 Address index(noreg, tmp, Address::times_1); | |
6828 ExternalAddress page(os::get_memory_serialize_page()); | |
6829 | |
606
19962e74284f
6811384: MacroAssembler::serialize_memory may touch next page on amd64
never
parents:
520
diff
changeset
|
6830 // Size of store must match masking code above |
19962e74284f
6811384: MacroAssembler::serialize_memory may touch next page on amd64
never
parents:
520
diff
changeset
|
6831 movl(as_Address(ArrayAddress(page, index)), tmp); |
304 | 6832 } |
6833 | |
6834 // Calls to C land | |
6835 // | |
6836 // When entering C land, the rbp, & rsp of the last Java frame have to be recorded | |
6837 // in the (thread-local) JavaThread object. When leaving C land, the last Java fp | |
6838 // has to be reset to 0. This is required to allow proper stack traversal. | |
6839 void MacroAssembler::set_last_Java_frame(Register java_thread, | |
6840 Register last_java_sp, | |
6841 Register last_java_fp, | |
6842 address last_java_pc) { | |
6843 // determine java_thread register | |
6844 if (!java_thread->is_valid()) { | |
6845 java_thread = rdi; | |
6846 get_thread(java_thread); | |
6847 } | |
6848 // determine last_java_sp register | |
6849 if (!last_java_sp->is_valid()) { | |
6850 last_java_sp = rsp; | |
6851 } | |
6852 | |
6853 // last_java_fp is optional | |
6854 | |
6855 if (last_java_fp->is_valid()) { | |
6856 movptr(Address(java_thread, JavaThread::last_Java_fp_offset()), last_java_fp); | |
6857 } | |
6858 | |
6859 // last_java_pc is optional | |
6860 | |
6861 if (last_java_pc != NULL) { | |
6862 lea(Address(java_thread, | |
6863 JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset()), | |
6864 InternalAddress(last_java_pc)); | |
6865 | |
6866 } | |
6867 movptr(Address(java_thread, JavaThread::last_Java_sp_offset()), last_java_sp); | |
6868 } | |
6869 | |
6870 void MacroAssembler::shlptr(Register dst, int imm8) { | |
6871 LP64_ONLY(shlq(dst, imm8)) NOT_LP64(shll(dst, imm8)); | |
6872 } | |
6873 | |
6874 void MacroAssembler::shrptr(Register dst, int imm8) { | |
6875 LP64_ONLY(shrq(dst, imm8)) NOT_LP64(shrl(dst, imm8)); | |
6876 } | |
6877 | |
6878 void MacroAssembler::sign_extend_byte(Register reg) { | |
6879 if (LP64_ONLY(true ||) (VM_Version::is_P6() && reg->has_byte_register())) { | |
6880 movsbl(reg, reg); // movsxb | |
6881 } else { | |
6882 shll(reg, 24); | |
6883 sarl(reg, 24); | |
6884 } | |
6885 } | |
6886 | |
6887 void MacroAssembler::sign_extend_short(Register reg) { | |
6888 if (LP64_ONLY(true ||) VM_Version::is_P6()) { | |
6889 movswl(reg, reg); // movsxw | |
6890 } else { | |
6891 shll(reg, 16); | |
6892 sarl(reg, 16); | |
6893 } | |
6894 } | |
6895 | |
2404
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
6896 void MacroAssembler::testl(Register dst, AddressLiteral src) { |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
6897 assert(reachable(src), "Address should be reachable"); |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
6898 testl(dst, as_Address(src)); |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
6899 } |
b40d4fa697bf
6964776: c2 should ensure the polling page is reachable on 64 bit
iveresov
parents:
2357
diff
changeset
|
6900 |
362 | 6901 ////////////////////////////////////////////////////////////////////////////////// |
6902 #ifndef SERIALGC | |
6903 | |
6904 void MacroAssembler::g1_write_barrier_pre(Register obj, | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6905 Register pre_val, |
362 | 6906 Register thread, |
6907 Register tmp, | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6908 bool tosca_live, |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6909 bool expand_call) { |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6910 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6911 // If expand_call is true then we expand the call_VM_leaf macro |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6912 // directly to skip generating the check by |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6913 // InterpreterMacroAssembler::call_VM_leaf_base that checks _last_sp. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6914 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6915 #ifdef _LP64 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6916 assert(thread == r15_thread, "must be"); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6917 #endif // _LP64 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6918 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6919 Label done; |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6920 Label runtime; |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6921 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6922 assert(pre_val != noreg, "check this code"); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6923 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6924 if (obj != noreg) { |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6925 assert_different_registers(obj, pre_val, tmp); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6926 assert(pre_val != rax, "check this code"); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6927 } |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6928 |
362 | 6929 Address in_progress(thread, in_bytes(JavaThread::satb_mark_queue_offset() + |
6930 PtrQueue::byte_offset_of_active())); | |
6931 Address index(thread, in_bytes(JavaThread::satb_mark_queue_offset() + | |
6932 PtrQueue::byte_offset_of_index())); | |
6933 Address buffer(thread, in_bytes(JavaThread::satb_mark_queue_offset() + | |
6934 PtrQueue::byte_offset_of_buf())); | |
6935 | |
6936 | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6937 // Is marking active? |
362 | 6938 if (in_bytes(PtrQueue::byte_width_of_active()) == 4) { |
6939 cmpl(in_progress, 0); | |
6940 } else { | |
6941 assert(in_bytes(PtrQueue::byte_width_of_active()) == 1, "Assumption"); | |
6942 cmpb(in_progress, 0); | |
6943 } | |
6944 jcc(Assembler::equal, done); | |
6945 | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6946 // Do we need to load the previous value? |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6947 if (obj != noreg) { |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6948 load_heap_oop(pre_val, Address(obj, 0)); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6949 } |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6950 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6951 // Is the previous value null? |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6952 cmpptr(pre_val, (int32_t) NULL_WORD); |
362 | 6953 jcc(Assembler::equal, done); |
6954 | |
6955 // Can we store original value in the thread's buffer? | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6956 // Is index == 0? |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6957 // (The index field is typed as size_t.) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6958 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6959 movptr(tmp, index); // tmp := *index_adr |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6960 cmpptr(tmp, 0); // tmp == 0? |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6961 jcc(Assembler::equal, runtime); // If yes, goto runtime |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6962 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6963 subptr(tmp, wordSize); // tmp := tmp - wordSize |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6964 movptr(index, tmp); // *index_adr := tmp |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6965 addptr(tmp, buffer); // tmp := tmp + *buffer_adr |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6966 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6967 // Record the previous value |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6968 movptr(Address(tmp, 0), pre_val); |
362 | 6969 jmp(done); |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6970 |
362 | 6971 bind(runtime); |
6972 // save the live input values | |
6973 if(tosca_live) push(rax); | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6974 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6975 if (obj != noreg && obj != rax) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6976 push(obj); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6977 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6978 if (pre_val != rax) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6979 push(pre_val); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6980 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6981 // Calling the runtime using the regular call_VM_leaf mechanism generates |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6982 // code (generated by InterpreterMacroAssember::call_VM_leaf_base) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6983 // that checks that the *(ebp+frame::interpreter_frame_last_sp) == NULL. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6984 // |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6985 // If we care generating the pre-barrier without a frame (e.g. in the |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6986 // intrinsified Reference.get() routine) then ebp might be pointing to |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6987 // the caller frame and so this check will most likely fail at runtime. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6988 // |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6989 // Expanding the call directly bypasses the generation of the check. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6990 // So when we do not have have a full interpreter frame on the stack |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6991 // expand_call should be passed true. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6992 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6993 NOT_LP64( push(thread); ) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6994 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6995 if (expand_call) { |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6996 LP64_ONLY( assert(pre_val != c_rarg1, "smashed arg"); ) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6997 pass_arg1(this, thread); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6998 pass_arg0(this, pre_val); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
6999 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_pre), 2); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7000 } else { |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7001 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_pre), pre_val, thread); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7002 } |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7003 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7004 NOT_LP64( pop(thread); ) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7005 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7006 // save the live input values |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7007 if (pre_val != rax) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7008 pop(pre_val); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7009 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7010 if (obj != noreg && obj != rax) |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7011 pop(obj); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7012 |
362 | 7013 if(tosca_live) pop(rax); |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7014 |
362 | 7015 bind(done); |
7016 } | |
7017 | |
7018 void MacroAssembler::g1_write_barrier_post(Register store_addr, | |
7019 Register new_val, | |
7020 Register thread, | |
7021 Register tmp, | |
7022 Register tmp2) { | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7023 #ifdef _LP64 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7024 assert(thread == r15_thread, "must be"); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7025 #endif // _LP64 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7026 |
362 | 7027 Address queue_index(thread, in_bytes(JavaThread::dirty_card_queue_offset() + |
7028 PtrQueue::byte_offset_of_index())); | |
7029 Address buffer(thread, in_bytes(JavaThread::dirty_card_queue_offset() + | |
7030 PtrQueue::byte_offset_of_buf())); | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2357
diff
changeset
|
7031 |
362 | 7032 BarrierSet* bs = Universe::heap()->barrier_set(); |
7033 CardTableModRefBS* ct = (CardTableModRefBS*)bs; | |
7034 Label done; | |
7035 Label runtime; | |
7036 | |
7037 // Does store cross heap regions? | |
7038 | |
7039 movptr(tmp, store_addr); | |
7040 xorptr(tmp, new_val); | |
7041 shrptr(tmp, HeapRegion::LogOfHRGrainBytes); | |
7042 jcc(Assembler::equal, done); | |
7043 | |
7044 // crosses regions, storing NULL? | |
7045 | |
7046 cmpptr(new_val, (int32_t) NULL_WORD); | |
7047 jcc(Assembler::equal, done); | |
7048 | |
7049 // storing region crossing non-NULL, is card already dirty? | |
7050 | |
7051 ExternalAddress cardtable((address) ct->byte_map_base); | |
7052 assert(sizeof(*ct->byte_map_base) == sizeof(jbyte), "adjust this code"); | |
7053 #ifdef _LP64 | |
7054 const Register card_addr = tmp; | |
7055 | |
7056 movq(card_addr, store_addr); | |
7057 shrq(card_addr, CardTableModRefBS::card_shift); | |
7058 | |
7059 lea(tmp2, cardtable); | |
7060 | |
7061 // get the address of the card | |
7062 addq(card_addr, tmp2); | |
7063 #else | |
7064 const Register card_index = tmp; | |
7065 | |
7066 movl(card_index, store_addr); | |
7067 shrl(card_index, CardTableModRefBS::card_shift); | |
7068 | |
7069 Address index(noreg, card_index, Address::times_1); | |
7070 const Register card_addr = tmp; | |
7071 lea(card_addr, as_Address(ArrayAddress(cardtable, index))); | |
7072 #endif | |
7073 cmpb(Address(card_addr, 0), 0); | |
7074 jcc(Assembler::equal, done); | |
7075 | |
7076 // storing a region crossing, non-NULL oop, card is clean. | |
7077 // dirty card and log. | |
7078 | |
7079 movb(Address(card_addr, 0), 0); | |
7080 | |
7081 cmpl(queue_index, 0); | |
7082 jcc(Assembler::equal, runtime); | |
7083 subl(queue_index, wordSize); | |
7084 movptr(tmp2, buffer); | |
7085 #ifdef _LP64 | |
7086 movslq(rscratch1, queue_index); | |
7087 addq(tmp2, rscratch1); | |
7088 movq(Address(tmp2, 0), card_addr); | |
7089 #else | |
7090 addl(tmp2, queue_index); | |
7091 movl(Address(tmp2, 0), card_index); | |
7092 #endif | |
7093 jmp(done); | |
7094 | |
7095 bind(runtime); | |
7096 // save the live input values | |
7097 push(store_addr); | |
7098 push(new_val); | |
7099 #ifdef _LP64 | |
7100 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_post), card_addr, r15_thread); | |
7101 #else | |
7102 push(thread); | |
7103 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_post), card_addr, thread); | |
7104 pop(thread); | |
7105 #endif | |
7106 pop(new_val); | |
7107 pop(store_addr); | |
7108 | |
7109 bind(done); | |
7110 } | |
7111 | |
7112 #endif // SERIALGC | |
7113 ////////////////////////////////////////////////////////////////////////////////// | |
7114 | |
7115 | |
304 | 7116 void MacroAssembler::store_check(Register obj) { |
7117 // Does a store check for the oop in register obj. The content of | |
7118 // register obj is destroyed afterwards. | |
7119 store_check_part_1(obj); | |
7120 store_check_part_2(obj); | |
7121 } | |
7122 | |
7123 void MacroAssembler::store_check(Register obj, Address dst) { | |
7124 store_check(obj); | |
7125 } | |
7126 | |
7127 | |
7128 // split the store check operation so that other instructions can be scheduled inbetween | |
7129 void MacroAssembler::store_check_part_1(Register obj) { | |
7130 BarrierSet* bs = Universe::heap()->barrier_set(); | |
7131 assert(bs->kind() == BarrierSet::CardTableModRef, "Wrong barrier set kind"); | |
7132 shrptr(obj, CardTableModRefBS::card_shift); | |
7133 } | |
7134 | |
7135 void MacroAssembler::store_check_part_2(Register obj) { | |
7136 BarrierSet* bs = Universe::heap()->barrier_set(); | |
7137 assert(bs->kind() == BarrierSet::CardTableModRef, "Wrong barrier set kind"); | |
7138 CardTableModRefBS* ct = (CardTableModRefBS*)bs; | |
7139 assert(sizeof(*ct->byte_map_base) == sizeof(jbyte), "adjust this code"); | |
7140 | |
7141 // The calculation for byte_map_base is as follows: | |
7142 // byte_map_base = _byte_map - (uintptr_t(low_bound) >> card_shift); | |
7143 // So this essentially converts an address to a displacement and | |
7144 // it will never need to be relocated. On 64bit however the value may be too | |
7145 // large for a 32bit displacement | |
7146 | |
7147 intptr_t disp = (intptr_t) ct->byte_map_base; | |
7148 if (is_simm32(disp)) { | |
7149 Address cardtable(noreg, obj, Address::times_1, disp); | |
7150 movb(cardtable, 0); | |
7151 } else { | |
7152 // By doing it as an ExternalAddress disp could be converted to a rip-relative | |
7153 // displacement and done in a single instruction given favorable mapping and | |
7154 // a smarter version of as_Address. Worst case it is two instructions which | |
7155 // is no worse off then loading disp into a register and doing as a simple | |
7156 // Address() as above. | |
7157 // We can't do as ExternalAddress as the only style since if disp == 0 we'll | |
7158 // assert since NULL isn't acceptable in a reloci (see 6644928). In any case | |
7159 // in some cases we'll get a single instruction version. | |
7160 | |
7161 ExternalAddress cardtable((address)disp); | |
7162 Address index(noreg, obj, Address::times_1); | |
7163 movb(as_Address(ArrayAddress(cardtable, index)), 0); | |
7164 } | |
7165 } | |
7166 | |
7167 void MacroAssembler::subptr(Register dst, int32_t imm32) { | |
7168 LP64_ONLY(subq(dst, imm32)) NOT_LP64(subl(dst, imm32)); | |
7169 } | |
7170 | |
7171 void MacroAssembler::subptr(Register dst, Register src) { | |
7172 LP64_ONLY(subq(dst, src)) NOT_LP64(subl(dst, src)); | |
7173 } | |
7174 | |
7175 // C++ bool manipulation | |
0 | 7176 void MacroAssembler::testbool(Register dst) { |
7177 if(sizeof(bool) == 1) | |
304 | 7178 testb(dst, 0xff); |
0 | 7179 else if(sizeof(bool) == 2) { |
7180 // testw implementation needed for two byte bools | |
7181 ShouldNotReachHere(); | |
7182 } else if(sizeof(bool) == 4) | |
7183 testl(dst, dst); | |
7184 else | |
7185 // unsupported | |
7186 ShouldNotReachHere(); | |
7187 } | |
7188 | |
304 | 7189 void MacroAssembler::testptr(Register dst, Register src) { |
7190 LP64_ONLY(testq(dst, src)) NOT_LP64(testl(dst, src)); | |
7191 } | |
7192 | |
7193 // Defines obj, preserves var_size_in_bytes, okay for t2 == var_size_in_bytes. | |
7194 void MacroAssembler::tlab_allocate(Register obj, | |
7195 Register var_size_in_bytes, | |
7196 int con_size_in_bytes, | |
7197 Register t1, | |
7198 Register t2, | |
7199 Label& slow_case) { | |
7200 assert_different_registers(obj, t1, t2); | |
7201 assert_different_registers(obj, var_size_in_bytes, t1); | |
7202 Register end = t2; | |
7203 Register thread = NOT_LP64(t1) LP64_ONLY(r15_thread); | |
7204 | |
7205 verify_tlab(); | |
7206 | |
7207 NOT_LP64(get_thread(thread)); | |
7208 | |
7209 movptr(obj, Address(thread, JavaThread::tlab_top_offset())); | |
7210 if (var_size_in_bytes == noreg) { | |
7211 lea(end, Address(obj, con_size_in_bytes)); | |
7212 } else { | |
7213 lea(end, Address(obj, var_size_in_bytes, Address::times_1)); | |
7214 } | |
7215 cmpptr(end, Address(thread, JavaThread::tlab_end_offset())); | |
7216 jcc(Assembler::above, slow_case); | |
7217 | |
7218 // update the tlab top pointer | |
7219 movptr(Address(thread, JavaThread::tlab_top_offset()), end); | |
7220 | |
7221 // recover var_size_in_bytes if necessary | |
7222 if (var_size_in_bytes == end) { | |
7223 subptr(var_size_in_bytes, obj); | |
7224 } | |
7225 verify_tlab(); | |
7226 } | |
7227 | |
7228 // Preserves rbx, and rdx. | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7229 Register MacroAssembler::tlab_refill(Label& retry, |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7230 Label& try_eden, |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7231 Label& slow_case) { |
304 | 7232 Register top = rax; |
7233 Register t1 = rcx; | |
7234 Register t2 = rsi; | |
7235 Register thread_reg = NOT_LP64(rdi) LP64_ONLY(r15_thread); | |
7236 assert_different_registers(top, thread_reg, t1, t2, /* preserve: */ rbx, rdx); | |
7237 Label do_refill, discard_tlab; | |
7238 | |
7239 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) { | |
7240 // No allocation in the shared eden. | |
7241 jmp(slow_case); | |
7242 } | |
7243 | |
7244 NOT_LP64(get_thread(thread_reg)); | |
7245 | |
7246 movptr(top, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset()))); | |
7247 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_end_offset()))); | |
7248 | |
7249 // calculate amount of free space | |
7250 subptr(t1, top); | |
7251 shrptr(t1, LogHeapWordSize); | |
7252 | |
7253 // Retain tlab and allocate object in shared space if | |
7254 // the amount free in the tlab is too large to discard. | |
7255 cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_refill_waste_limit_offset()))); | |
7256 jcc(Assembler::lessEqual, discard_tlab); | |
7257 | |
7258 // Retain | |
7259 // %%% yuck as movptr... | |
7260 movptr(t2, (int32_t) ThreadLocalAllocBuffer::refill_waste_limit_increment()); | |
7261 addptr(Address(thread_reg, in_bytes(JavaThread::tlab_refill_waste_limit_offset())), t2); | |
7262 if (TLABStats) { | |
7263 // increment number of slow_allocations | |
7264 addl(Address(thread_reg, in_bytes(JavaThread::tlab_slow_allocations_offset())), 1); | |
7265 } | |
7266 jmp(try_eden); | |
7267 | |
7268 bind(discard_tlab); | |
7269 if (TLABStats) { | |
7270 // increment number of refills | |
7271 addl(Address(thread_reg, in_bytes(JavaThread::tlab_number_of_refills_offset())), 1); | |
7272 // accumulate wastage -- t1 is amount free in tlab | |
7273 addl(Address(thread_reg, in_bytes(JavaThread::tlab_fast_refill_waste_offset())), t1); | |
7274 } | |
7275 | |
7276 // if tlab is currently allocated (top or end != null) then | |
7277 // fill [top, end + alignment_reserve) with array object | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7278 testptr(top, top); |
304 | 7279 jcc(Assembler::zero, do_refill); |
7280 | |
7281 // set up the mark word | |
7282 movptr(Address(top, oopDesc::mark_offset_in_bytes()), (intptr_t)markOopDesc::prototype()->copy_set_hash(0x2)); | |
7283 // set the length to the remaining space | |
7284 subptr(t1, typeArrayOopDesc::header_size(T_INT)); | |
7285 addptr(t1, (int32_t)ThreadLocalAllocBuffer::alignment_reserve()); | |
7286 shlptr(t1, log2_intptr(HeapWordSize/sizeof(jint))); | |
1690 | 7287 movl(Address(top, arrayOopDesc::length_offset_in_bytes()), t1); |
304 | 7288 // set klass to intArrayKlass |
7289 // dubious reloc why not an oop reloc? | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7290 movptr(t1, ExternalAddress((address)Universe::intArrayKlassObj_addr())); |
304 | 7291 // store klass last. concurrent gcs assumes klass length is valid if |
7292 // klass field is not null. | |
7293 store_klass(top, t1); | |
7294 | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7295 movptr(t1, top); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7296 subptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_start_offset()))); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7297 incr_allocated_bytes(thread_reg, t1, 0); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7298 |
304 | 7299 // refill the tlab with an eden allocation |
7300 bind(do_refill); | |
7301 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_size_offset()))); | |
7302 shlptr(t1, LogHeapWordSize); | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7303 // allocate new tlab, address returned in top |
304 | 7304 eden_allocate(top, t1, 0, t2, slow_case); |
7305 | |
7306 // Check that t1 was preserved in eden_allocate. | |
7307 #ifdef ASSERT | |
7308 if (UseTLAB) { | |
7309 Label ok; | |
7310 Register tsize = rsi; | |
7311 assert_different_registers(tsize, thread_reg, t1); | |
7312 push(tsize); | |
7313 movptr(tsize, Address(thread_reg, in_bytes(JavaThread::tlab_size_offset()))); | |
7314 shlptr(tsize, LogHeapWordSize); | |
7315 cmpptr(t1, tsize); | |
7316 jcc(Assembler::equal, ok); | |
7317 stop("assert(t1 != tlab size)"); | |
7318 should_not_reach_here(); | |
7319 | |
7320 bind(ok); | |
7321 pop(tsize); | |
7322 } | |
7323 #endif | |
7324 movptr(Address(thread_reg, in_bytes(JavaThread::tlab_start_offset())), top); | |
7325 movptr(Address(thread_reg, in_bytes(JavaThread::tlab_top_offset())), top); | |
7326 addptr(top, t1); | |
7327 subptr(top, (int32_t)ThreadLocalAllocBuffer::alignment_reserve_in_bytes()); | |
7328 movptr(Address(thread_reg, in_bytes(JavaThread::tlab_end_offset())), top); | |
7329 verify_tlab(); | |
7330 jmp(retry); | |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7331 |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7332 return thread_reg; // for use by caller |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7333 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7334 |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7335 void MacroAssembler::incr_allocated_bytes(Register thread, |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7336 Register var_size_in_bytes, |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7337 int con_size_in_bytes, |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7338 Register t1) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7339 #ifdef _LP64 |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7340 if (var_size_in_bytes->is_valid()) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7341 addq(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), var_size_in_bytes); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7342 } else { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7343 addq(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), con_size_in_bytes); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7344 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7345 #else |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7346 if (!thread->is_valid()) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7347 assert(t1->is_valid(), "need temp reg"); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7348 thread = t1; |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7349 get_thread(thread); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7350 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7351 |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7352 if (var_size_in_bytes->is_valid()) { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7353 addl(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), var_size_in_bytes); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7354 } else { |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7355 addl(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), con_size_in_bytes); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7356 } |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7357 adcl(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())+4), 0); |
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7358 #endif |
304 | 7359 } |
7360 | |
7361 static const double pi_4 = 0.7853981633974483; | |
7362 | |
7363 void MacroAssembler::trigfunc(char trig, int num_fpu_regs_in_use) { | |
7364 // A hand-coded argument reduction for values in fabs(pi/4, pi/2) | |
7365 // was attempted in this code; unfortunately it appears that the | |
7366 // switch to 80-bit precision and back causes this to be | |
7367 // unprofitable compared with simply performing a runtime call if | |
7368 // the argument is out of the (-pi/4, pi/4) range. | |
7369 | |
7370 Register tmp = noreg; | |
7371 if (!VM_Version::supports_cmov()) { | |
7372 // fcmp needs a temporary so preserve rbx, | |
7373 tmp = rbx; | |
7374 push(tmp); | |
7375 } | |
7376 | |
7377 Label slow_case, done; | |
7378 | |
520
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7379 ExternalAddress pi4_adr = (address)&pi_4; |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7380 if (reachable(pi4_adr)) { |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7381 // x ?<= pi/4 |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7382 fld_d(pi4_adr); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7383 fld_s(1); // Stack: X PI/4 X |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7384 fabs(); // Stack: |X| PI/4 X |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7385 fcmp(tmp); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7386 jcc(Assembler::above, slow_case); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7387 |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7388 // fastest case: -pi/4 <= x <= pi/4 |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7389 switch(trig) { |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7390 case 's': |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7391 fsin(); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7392 break; |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7393 case 'c': |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7394 fcos(); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7395 break; |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7396 case 't': |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7397 ftan(); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7398 break; |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7399 default: |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7400 assert(false, "bad intrinsic"); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7401 break; |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7402 } |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7403 jmp(done); |
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7404 } |
304 | 7405 |
7406 // slow case: runtime call | |
7407 bind(slow_case); | |
7408 // Preserve registers across runtime call | |
7409 pusha(); | |
7410 int incoming_argument_and_return_value_offset = -1; | |
7411 if (num_fpu_regs_in_use > 1) { | |
7412 // Must preserve all other FPU regs (could alternatively convert | |
7413 // SharedRuntime::dsin and dcos into assembly routines known not to trash | |
7414 // FPU state, but can not trust C compiler) | |
7415 NEEDS_CLEANUP; | |
7416 // NOTE that in this case we also push the incoming argument to | |
7417 // the stack and restore it later; we also use this stack slot to | |
7418 // hold the return value from dsin or dcos. | |
7419 for (int i = 0; i < num_fpu_regs_in_use; i++) { | |
7420 subptr(rsp, sizeof(jdouble)); | |
7421 fstp_d(Address(rsp, 0)); | |
7422 } | |
7423 incoming_argument_and_return_value_offset = sizeof(jdouble)*(num_fpu_regs_in_use-1); | |
7424 fld_d(Address(rsp, incoming_argument_and_return_value_offset)); | |
7425 } | |
7426 subptr(rsp, sizeof(jdouble)); | |
7427 fstp_d(Address(rsp, 0)); | |
7428 #ifdef _LP64 | |
7429 movdbl(xmm0, Address(rsp, 0)); | |
7430 #endif // _LP64 | |
7431 | |
7432 // NOTE: we must not use call_VM_leaf here because that requires a | |
7433 // complete interpreter frame in debug mode -- same bug as 4387334 | |
7434 // MacroAssembler::call_VM_leaf_base is perfectly safe and will | |
7435 // do proper 64bit abi | |
7436 | |
7437 NEEDS_CLEANUP; | |
7438 // Need to add stack banging before this runtime call if it needs to | |
7439 // be taken; however, there is no generic stack banging routine at | |
7440 // the MacroAssembler level | |
7441 switch(trig) { | |
7442 case 's': | |
7443 { | |
7444 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::dsin), 0); | |
7445 } | |
7446 break; | |
7447 case 'c': | |
7448 { | |
7449 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::dcos), 0); | |
7450 } | |
7451 break; | |
7452 case 't': | |
7453 { | |
7454 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::dtan), 0); | |
7455 } | |
7456 break; | |
7457 default: | |
7458 assert(false, "bad intrinsic"); | |
7459 break; | |
7460 } | |
7461 #ifdef _LP64 | |
7462 movsd(Address(rsp, 0), xmm0); | |
7463 fld_d(Address(rsp, 0)); | |
7464 #endif // _LP64 | |
7465 addptr(rsp, sizeof(jdouble)); | |
7466 if (num_fpu_regs_in_use > 1) { | |
7467 // Must save return value to stack and then restore entire FPU stack | |
7468 fstp_d(Address(rsp, incoming_argument_and_return_value_offset)); | |
7469 for (int i = 0; i < num_fpu_regs_in_use; i++) { | |
7470 fld_d(Address(rsp, 0)); | |
7471 addptr(rsp, sizeof(jdouble)); | |
7472 } | |
7473 } | |
7474 popa(); | |
7475 | |
7476 // Come here with result in F-TOS | |
7477 bind(done); | |
7478 | |
7479 if (tmp != noreg) { | |
7480 pop(tmp); | |
7481 } | |
7482 } | |
7483 | |
7484 | |
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7485 // Look up the method for a megamorphic invokeinterface call. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7486 // The target method is determined by <intf_klass, itable_index>. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7487 // The receiver klass is in recv_klass. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7488 // On success, the result will be in method_result, and execution falls through. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7489 // On failure, execution transfers to the given label. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7490 void MacroAssembler::lookup_interface_method(Register recv_klass, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7491 Register intf_klass, |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7492 RegisterOrConstant itable_index, |
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7493 Register method_result, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7494 Register scan_temp, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7495 Label& L_no_such_interface) { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7496 assert_different_registers(recv_klass, intf_klass, method_result, scan_temp); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7497 assert(itable_index.is_constant() || itable_index.as_register() == method_result, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7498 "caller must use same register for non-constant itable index as for method"); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7499 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7500 // Compute start of first itableOffsetEntry (which is at the end of the vtable) |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7501 int vtable_base = instanceKlass::vtable_start_offset() * wordSize; |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7502 int itentry_off = itableMethodEntry::method_offset_in_bytes(); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7503 int scan_step = itableOffsetEntry::size() * wordSize; |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7504 int vte_size = vtableEntry::size() * wordSize; |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7505 Address::ScaleFactor times_vte_scale = Address::times_ptr; |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7506 assert(vte_size == wordSize, "else adjust times_vte_scale"); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7507 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7508 movl(scan_temp, Address(recv_klass, instanceKlass::vtable_length_offset() * wordSize)); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7509 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7510 // %%% Could store the aligned, prescaled offset in the klassoop. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7511 lea(scan_temp, Address(recv_klass, scan_temp, times_vte_scale, vtable_base)); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7512 if (HeapWordsPerLong > 1) { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7513 // Round up to align_object_offset boundary |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7514 // see code for instanceKlass::start_of_itable! |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7515 round_to(scan_temp, BytesPerLong); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7516 } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7517 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7518 // Adjust recv_klass by scaled itable_index, so we can free itable_index. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7519 assert(itableMethodEntry::size() * wordSize == wordSize, "adjust the scaling in the code below"); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7520 lea(recv_klass, Address(recv_klass, itable_index, Address::times_ptr, itentry_off)); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7521 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7522 // for (scan = klass->itable(); scan->interface() != NULL; scan += scan_step) { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7523 // if (scan->interface() == intf) { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7524 // result = (klass + scan->offset() + itable_index); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7525 // } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7526 // } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7527 Label search, found_method; |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7528 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7529 for (int peel = 1; peel >= 0; peel--) { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7530 movptr(method_result, Address(scan_temp, itableOffsetEntry::interface_offset_in_bytes())); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7531 cmpptr(intf_klass, method_result); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7532 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7533 if (peel) { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7534 jccb(Assembler::equal, found_method); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7535 } else { |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7536 jccb(Assembler::notEqual, search); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7537 // (invert the test to fall through to found_method...) |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7538 } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7539 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7540 if (!peel) break; |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7541 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7542 bind(search); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7543 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7544 // Check that the previous entry is non-null. A null entry means that |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7545 // the receiver class doesn't implement the interface, and wasn't the |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7546 // same as when the caller was compiled. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7547 testptr(method_result, method_result); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7548 jcc(Assembler::zero, L_no_such_interface); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7549 addptr(scan_temp, scan_step); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7550 } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7551 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7552 bind(found_method); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7553 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7554 // Got a hit. |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7555 movl(scan_temp, Address(scan_temp, itableOffsetEntry::offset_offset_in_bytes())); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7556 movptr(method_result, Address(recv_klass, scan_temp, Address::times_1)); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7557 } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7558 |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7559 |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7560 void MacroAssembler::check_klass_subtype(Register sub_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7561 Register super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7562 Register temp_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7563 Label& L_success) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7564 Label L_failure; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7565 check_klass_subtype_fast_path(sub_klass, super_klass, temp_reg, &L_success, &L_failure, NULL); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7566 check_klass_subtype_slow_path(sub_klass, super_klass, temp_reg, noreg, &L_success, NULL); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7567 bind(L_failure); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7568 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7569 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7570 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7571 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7572 Register super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7573 Register temp_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7574 Label* L_success, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7575 Label* L_failure, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7576 Label* L_slow_path, |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7577 RegisterOrConstant super_check_offset) { |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7578 assert_different_registers(sub_klass, super_klass, temp_reg); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7579 bool must_load_sco = (super_check_offset.constant_or_zero() == -1); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7580 if (super_check_offset.is_register()) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7581 assert_different_registers(sub_klass, super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7582 super_check_offset.as_register()); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7583 } else if (must_load_sco) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7584 assert(temp_reg != noreg, "supply either a temp or a register offset"); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7585 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7586 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7587 Label L_fallthrough; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7588 int label_nulls = 0; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7589 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7590 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7591 if (L_slow_path == NULL) { L_slow_path = &L_fallthrough; label_nulls++; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7592 assert(label_nulls <= 1, "at most one NULL in the batch"); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7593 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7594 int sc_offset = (klassOopDesc::header_size() * HeapWordSize + |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7595 Klass::secondary_super_cache_offset_in_bytes()); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7596 int sco_offset = (klassOopDesc::header_size() * HeapWordSize + |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7597 Klass::super_check_offset_offset_in_bytes()); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7598 Address super_check_offset_addr(super_klass, sco_offset); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7599 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7600 // Hacked jcc, which "knows" that L_fallthrough, at least, is in |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7601 // range of a jccb. If this routine grows larger, reconsider at |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7602 // least some of these. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7603 #define local_jcc(assembler_cond, label) \ |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7604 if (&(label) == &L_fallthrough) jccb(assembler_cond, label); \ |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7605 else jcc( assembler_cond, label) /*omit semi*/ |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7606 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7607 // Hacked jmp, which may only be used just before L_fallthrough. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7608 #define final_jmp(label) \ |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7609 if (&(label) == &L_fallthrough) { /*do nothing*/ } \ |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7610 else jmp(label) /*omit semi*/ |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7611 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7612 // If the pointers are equal, we are done (e.g., String[] elements). |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7613 // This self-check enables sharing of secondary supertype arrays among |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7614 // non-primary types such as array-of-interface. Otherwise, each such |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7615 // type would need its own customized SSA. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7616 // We move this check to the front of the fast path because many |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7617 // type checks are in fact trivially successful in this manner, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7618 // so we get a nicely predicted branch right at the start of the check. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7619 cmpptr(sub_klass, super_klass); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7620 local_jcc(Assembler::equal, *L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7621 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7622 // Check the supertype display: |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7623 if (must_load_sco) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7624 // Positive movl does right thing on LP64. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7625 movl(temp_reg, super_check_offset_addr); |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7626 super_check_offset = RegisterOrConstant(temp_reg); |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7627 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7628 Address super_check_addr(sub_klass, super_check_offset, Address::times_1, 0); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7629 cmpptr(super_klass, super_check_addr); // load displayed supertype |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7630 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7631 // This check has worked decisively for primary supers. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7632 // Secondary supers are sought in the super_cache ('super_cache_addr'). |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7633 // (Secondary supers are interfaces and very deeply nested subtypes.) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7634 // This works in the same check above because of a tricky aliasing |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7635 // between the super_cache and the primary super display elements. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7636 // (The 'super_check_addr' can address either, as the case requires.) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7637 // Note that the cache is updated below if it does not help us find |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7638 // what we need immediately. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7639 // So if it was a primary super, we can just fail immediately. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7640 // Otherwise, it's the slow path for us (no success at this point). |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7641 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7642 if (super_check_offset.is_register()) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7643 local_jcc(Assembler::equal, *L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7644 cmpl(super_check_offset.as_register(), sc_offset); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7645 if (L_failure == &L_fallthrough) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7646 local_jcc(Assembler::equal, *L_slow_path); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7647 } else { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7648 local_jcc(Assembler::notEqual, *L_failure); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7649 final_jmp(*L_slow_path); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7650 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7651 } else if (super_check_offset.as_constant() == sc_offset) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7652 // Need a slow path; fast failure is impossible. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7653 if (L_slow_path == &L_fallthrough) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7654 local_jcc(Assembler::equal, *L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7655 } else { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7656 local_jcc(Assembler::notEqual, *L_slow_path); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7657 final_jmp(*L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7658 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7659 } else { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7660 // No slow path; it's a fast decision. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7661 if (L_failure == &L_fallthrough) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7662 local_jcc(Assembler::equal, *L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7663 } else { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7664 local_jcc(Assembler::notEqual, *L_failure); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7665 final_jmp(*L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7666 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7667 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7668 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7669 bind(L_fallthrough); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7670 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7671 #undef local_jcc |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7672 #undef final_jmp |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7673 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7674 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7675 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7676 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7677 Register super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7678 Register temp_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7679 Register temp2_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7680 Label* L_success, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7681 Label* L_failure, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7682 bool set_cond_codes) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7683 assert_different_registers(sub_klass, super_klass, temp_reg); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7684 if (temp2_reg != noreg) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7685 assert_different_registers(sub_klass, super_klass, temp_reg, temp2_reg); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7686 #define IS_A_TEMP(reg) ((reg) == temp_reg || (reg) == temp2_reg) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7687 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7688 Label L_fallthrough; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7689 int label_nulls = 0; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7690 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7691 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7692 assert(label_nulls <= 1, "at most one NULL in the batch"); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7693 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7694 // a couple of useful fields in sub_klass: |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7695 int ss_offset = (klassOopDesc::header_size() * HeapWordSize + |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7696 Klass::secondary_supers_offset_in_bytes()); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7697 int sc_offset = (klassOopDesc::header_size() * HeapWordSize + |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7698 Klass::secondary_super_cache_offset_in_bytes()); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7699 Address secondary_supers_addr(sub_klass, ss_offset); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7700 Address super_cache_addr( sub_klass, sc_offset); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7701 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7702 // Do a linear scan of the secondary super-klass chain. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7703 // This code is rarely used, so simplicity is a virtue here. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7704 // The repne_scan instruction uses fixed registers, which we must spill. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7705 // Don't worry too much about pre-existing connections with the input regs. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7706 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7707 assert(sub_klass != rax, "killed reg"); // killed by mov(rax, super) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7708 assert(sub_klass != rcx, "killed reg"); // killed by lea(rcx, &pst_counter) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7709 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7710 // Get super_klass value into rax (even if it was in rdi or rcx). |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7711 bool pushed_rax = false, pushed_rcx = false, pushed_rdi = false; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7712 if (super_klass != rax || UseCompressedOops) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7713 if (!IS_A_TEMP(rax)) { push(rax); pushed_rax = true; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7714 mov(rax, super_klass); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7715 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7716 if (!IS_A_TEMP(rcx)) { push(rcx); pushed_rcx = true; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7717 if (!IS_A_TEMP(rdi)) { push(rdi); pushed_rdi = true; } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7718 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7719 #ifndef PRODUCT |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7720 int* pst_counter = &SharedRuntime::_partial_subtype_ctr; |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7721 ExternalAddress pst_counter_addr((address) pst_counter); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7722 NOT_LP64( incrementl(pst_counter_addr) ); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7723 LP64_ONLY( lea(rcx, pst_counter_addr) ); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7724 LP64_ONLY( incrementl(Address(rcx, 0)) ); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7725 #endif //PRODUCT |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7726 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7727 // We will consult the secondary-super array. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7728 movptr(rdi, secondary_supers_addr); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7729 // Load the array length. (Positive movl does right thing on LP64.) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7730 movl(rcx, Address(rdi, arrayOopDesc::length_offset_in_bytes())); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7731 // Skip to start of data. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7732 addptr(rdi, arrayOopDesc::base_offset_in_bytes(T_OBJECT)); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7733 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7734 // Scan RCX words at [RDI] for an occurrence of RAX. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7735 // Set NZ/Z based on last compare. |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7736 // Z flag value will not be set by 'repne' if RCX == 0 since 'repne' does |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7737 // not change flags (only scas instruction which is repeated sets flags). |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7738 // Set Z = 0 (not equal) before 'repne' to indicate that class was not found. |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7739 #ifdef _LP64 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7740 // This part is tricky, as values in supers array could be 32 or 64 bit wide |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7741 // and we store values in objArrays always encoded, thus we need to encode |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7742 // the value of rax before repne. Note that rax is dead after the repne. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7743 if (UseCompressedOops) { |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7744 encode_heap_oop_not_null(rax); // Changes flags. |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7745 // The superclass is never null; it would be a basic system error if a null |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7746 // pointer were to sneak in here. Note that we have already loaded the |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7747 // Klass::super_check_offset from the super_klass in the fast path, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7748 // so if there is a null in that register, we are already in the afterlife. |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7749 testl(rax,rax); // Set Z = 0 |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7750 repne_scanl(); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7751 } else |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7752 #endif // _LP64 |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7753 { |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7754 testptr(rax,rax); // Set Z = 0 |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7755 repne_scan(); |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7756 } |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7757 // Unspill the temp. registers: |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7758 if (pushed_rdi) pop(rdi); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7759 if (pushed_rcx) pop(rcx); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7760 if (pushed_rax) pop(rax); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7761 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7762 if (set_cond_codes) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7763 // Special hack for the AD files: rdi is guaranteed non-zero. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7764 assert(!pushed_rdi, "rdi must be left non-NULL"); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7765 // Also, the condition codes are properly set Z/NZ on succeed/failure. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7766 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7767 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7768 if (L_failure == &L_fallthrough) |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7769 jccb(Assembler::notEqual, *L_failure); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7770 else jcc(Assembler::notEqual, *L_failure); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7771 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7772 // Success. Cache the super we found and proceed in triumph. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7773 movptr(super_cache_addr, super_klass); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7774 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7775 if (L_success != &L_fallthrough) { |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7776 jmp(*L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7777 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7778 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7779 #undef IS_A_TEMP |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7780 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7781 bind(L_fallthrough); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7782 } |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7783 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7784 |
304 | 7785 void MacroAssembler::ucomisd(XMMRegister dst, AddressLiteral src) { |
7786 ucomisd(dst, as_Address(src)); | |
7787 } | |
7788 | |
7789 void MacroAssembler::ucomiss(XMMRegister dst, AddressLiteral src) { | |
7790 ucomiss(dst, as_Address(src)); | |
7791 } | |
7792 | |
7793 void MacroAssembler::xorpd(XMMRegister dst, AddressLiteral src) { | |
7794 if (reachable(src)) { | |
7795 xorpd(dst, as_Address(src)); | |
7796 } else { | |
7797 lea(rscratch1, src); | |
7798 xorpd(dst, Address(rscratch1, 0)); | |
7799 } | |
7800 } | |
7801 | |
7802 void MacroAssembler::xorps(XMMRegister dst, AddressLiteral src) { | |
7803 if (reachable(src)) { | |
7804 xorps(dst, as_Address(src)); | |
7805 } else { | |
7806 lea(rscratch1, src); | |
7807 xorps(dst, Address(rscratch1, 0)); | |
7808 } | |
7809 } | |
7810 | |
2415
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7811 void MacroAssembler::cmov32(Condition cc, Register dst, Address src) { |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7812 if (VM_Version::supports_cmov()) { |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7813 cmovl(cc, dst, src); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7814 } else { |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7815 Label L; |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7816 jccb(negate_condition(cc), L); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7817 movl(dst, src); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7818 bind(L); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7819 } |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7820 } |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7821 |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7822 void MacroAssembler::cmov32(Condition cc, Register dst, Register src) { |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7823 if (VM_Version::supports_cmov()) { |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7824 cmovl(cc, dst, src); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7825 } else { |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7826 Label L; |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7827 jccb(negate_condition(cc), L); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7828 movl(dst, src); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7829 bind(L); |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7830 } |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7831 } |
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
7832 |
0 | 7833 void MacroAssembler::verify_oop(Register reg, const char* s) { |
7834 if (!VerifyOops) return; | |
304 | 7835 |
0 | 7836 // Pass register number to verify_oop_subroutine |
7837 char* b = new char[strlen(s) + 50]; | |
7838 sprintf(b, "verify_oop: %s: %s", reg->name(), s); | |
1583 | 7839 #ifdef _LP64 |
7840 push(rscratch1); // save r10, trashed by movptr() | |
7841 #endif | |
304 | 7842 push(rax); // save rax, |
7843 push(reg); // pass register argument | |
0 | 7844 ExternalAddress buffer((address) b); |
304 | 7845 // avoid using pushptr, as it modifies scratch registers |
7846 // and our contract is not to modify anything | |
7847 movptr(rax, buffer.addr()); | |
7848 push(rax); | |
0 | 7849 // call indirectly to solve generation ordering problem |
7850 movptr(rax, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address())); | |
7851 call(rax); | |
1583 | 7852 // Caller pops the arguments (oop, message) and restores rax, r10 |
0 | 7853 } |
7854 | |
7855 | |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7856 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr, |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7857 Register tmp, |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7858 int offset) { |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7859 intptr_t value = *delayed_value_addr; |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7860 if (value != 0) |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7861 return RegisterOrConstant(value + offset); |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7862 |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7863 // load indirectly to solve generation ordering problem |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7864 movptr(tmp, ExternalAddress((address) delayed_value_addr)); |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7865 |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7866 #ifdef ASSERT |
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7867 { Label L; |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7868 testptr(tmp, tmp); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7869 if (WizardMode) { |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7870 jcc(Assembler::notZero, L); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7871 char* buf = new char[40]; |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7872 sprintf(buf, "DelayedValue="INTPTR_FORMAT, delayed_value_addr[1]); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7873 stop(buf); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7874 } else { |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7875 jccb(Assembler::notZero, L); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7876 hlt(); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7877 } |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7878 bind(L); |
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7879 } |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7880 #endif |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7881 |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7882 if (offset != 0) |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7883 addptr(tmp, offset); |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7884 |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7885 return RegisterOrConstant(tmp); |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7886 } |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7887 |
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7888 |
710 | 7889 // registers on entry: |
7890 // - rax ('check' register): required MethodType | |
7891 // - rcx: method handle | |
7892 // - rdx, rsi, or ?: killable temp | |
7893 void MacroAssembler::check_method_handle_type(Register mtype_reg, Register mh_reg, | |
7894 Register temp_reg, | |
7895 Label& wrong_method_type) { | |
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7896 Address type_addr(mh_reg, delayed_value(java_lang_invoke_MethodHandle::type_offset_in_bytes, temp_reg)); |
710 | 7897 // compare method type against that of the receiver |
1846 | 7898 if (UseCompressedOops) { |
7899 load_heap_oop(temp_reg, type_addr); | |
7900 cmpptr(mtype_reg, temp_reg); | |
7901 } else { | |
7902 cmpptr(mtype_reg, type_addr); | |
7903 } | |
710 | 7904 jcc(Assembler::notEqual, wrong_method_type); |
7905 } | |
7906 | |
7907 | |
7908 // A method handle has a "vmslots" field which gives the size of its | |
7909 // argument list in JVM stack slots. This field is either located directly | |
7910 // in every method handle, or else is indirectly accessed through the | |
7911 // method handle's MethodType. This macro hides the distinction. | |
7912 void MacroAssembler::load_method_handle_vmslots(Register vmslots_reg, Register mh_reg, | |
7913 Register temp_reg) { | |
1503 | 7914 assert_different_registers(vmslots_reg, mh_reg, temp_reg); |
710 | 7915 // load mh.type.form.vmslots |
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7916 if (java_lang_invoke_MethodHandle::vmslots_offset_in_bytes() != 0) { |
710 | 7917 // hoist vmslots into every mh to avoid dependent load chain |
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7918 movl(vmslots_reg, Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::vmslots_offset_in_bytes, temp_reg))); |
710 | 7919 } else { |
7920 Register temp2_reg = vmslots_reg; | |
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7921 load_heap_oop(temp2_reg, Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::type_offset_in_bytes, temp_reg))); |
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7922 load_heap_oop(temp2_reg, Address(temp2_reg, delayed_value(java_lang_invoke_MethodType::form_offset_in_bytes, temp_reg))); |
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7923 movl(vmslots_reg, Address(temp2_reg, delayed_value(java_lang_invoke_MethodTypeForm::vmslots_offset_in_bytes, temp_reg))); |
710 | 7924 } |
7925 } | |
7926 | |
7927 | |
7928 // registers on entry: | |
7929 // - rcx: method handle | |
7930 // - rdx: killable temp (interpreted only) | |
7931 // - rax: killable temp (compiled only) | |
7932 void MacroAssembler::jump_to_method_handle_entry(Register mh_reg, Register temp_reg) { | |
7933 assert(mh_reg == rcx, "caller must put MH object in rcx"); | |
7934 assert_different_registers(mh_reg, temp_reg); | |
7935 | |
7936 // pick out the interpreted side of the handler | |
1846 | 7937 // NOTE: vmentry is not an oop! |
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7938 movptr(temp_reg, Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::vmentry_offset_in_bytes, temp_reg))); |
710 | 7939 |
7940 // off we go... | |
7941 jmp(Address(temp_reg, MethodHandleEntry::from_interpreted_entry_offset_in_bytes())); | |
7942 | |
7943 // for the various stubs which take control at this point, | |
7944 // see MethodHandles::generate_method_handle_stub | |
7945 } | |
7946 | |
7947 | |
7948 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot, | |
7949 int extra_slot_offset) { | |
7950 // cf. TemplateTable::prepare_invoke(), if (load_receiver). | |
1506 | 7951 int stackElementSize = Interpreter::stackElementSize; |
710 | 7952 int offset = Interpreter::expr_offset_in_bytes(extra_slot_offset+0); |
7953 #ifdef ASSERT | |
7954 int offset1 = Interpreter::expr_offset_in_bytes(extra_slot_offset+1); | |
7955 assert(offset1 - offset == stackElementSize, "correct arithmetic"); | |
7956 #endif | |
7957 Register scale_reg = noreg; | |
7958 Address::ScaleFactor scale_factor = Address::no_scale; | |
7959 if (arg_slot.is_constant()) { | |
7960 offset += arg_slot.as_constant() * stackElementSize; | |
7961 } else { | |
7962 scale_reg = arg_slot.as_register(); | |
7963 scale_factor = Address::times(stackElementSize); | |
7964 } | |
7965 offset += wordSize; // return PC is on stack | |
7966 return Address(rsp, scale_reg, scale_factor, offset); | |
7967 } | |
7968 | |
7969 | |
0 | 7970 void MacroAssembler::verify_oop_addr(Address addr, const char* s) { |
7971 if (!VerifyOops) return; | |
304 | 7972 |
0 | 7973 // Address adjust(addr.base(), addr.index(), addr.scale(), addr.disp() + BytesPerWord); |
7974 // Pass register number to verify_oop_subroutine | |
7975 char* b = new char[strlen(s) + 50]; | |
7976 sprintf(b, "verify_oop_addr: %s", s); | |
304 | 7977 |
1583 | 7978 #ifdef _LP64 |
7979 push(rscratch1); // save r10, trashed by movptr() | |
7980 #endif | |
304 | 7981 push(rax); // save rax, |
0 | 7982 // addr may contain rsp so we will have to adjust it based on the push |
2464
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
7983 // we just did (and on 64 bit we do two pushes) |
304 | 7984 // NOTE: 64bit seemed to have had a bug in that it did movq(addr, rax); which |
7985 // stores rax into addr which is backwards of what was intended. | |
0 | 7986 if (addr.uses(rsp)) { |
304 | 7987 lea(rax, addr); |
2464
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
7988 pushptr(Address(rax, LP64_ONLY(2 *) BytesPerWord)); |
0 | 7989 } else { |
304 | 7990 pushptr(addr); |
7991 } | |
7992 | |
0 | 7993 ExternalAddress buffer((address) b); |
7994 // pass msg argument | |
304 | 7995 // avoid using pushptr, as it modifies scratch registers |
7996 // and our contract is not to modify anything | |
7997 movptr(rax, buffer.addr()); | |
7998 push(rax); | |
7999 | |
0 | 8000 // call indirectly to solve generation ordering problem |
8001 movptr(rax, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address())); | |
8002 call(rax); | |
1583 | 8003 // Caller pops the arguments (addr, message) and restores rax, r10. |
0 | 8004 } |
8005 | |
304 | 8006 void MacroAssembler::verify_tlab() { |
8007 #ifdef ASSERT | |
8008 if (UseTLAB && VerifyOops) { | |
8009 Label next, ok; | |
8010 Register t1 = rsi; | |
8011 Register thread_reg = NOT_LP64(rbx) LP64_ONLY(r15_thread); | |
8012 | |
8013 push(t1); | |
8014 NOT_LP64(push(thread_reg)); | |
8015 NOT_LP64(get_thread(thread_reg)); | |
8016 | |
8017 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset()))); | |
8018 cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_start_offset()))); | |
8019 jcc(Assembler::aboveEqual, next); | |
8020 stop("assert(top >= start)"); | |
8021 should_not_reach_here(); | |
8022 | |
8023 bind(next); | |
8024 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_end_offset()))); | |
8025 cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset()))); | |
8026 jcc(Assembler::aboveEqual, ok); | |
8027 stop("assert(top <= end)"); | |
8028 should_not_reach_here(); | |
8029 | |
8030 bind(ok); | |
8031 NOT_LP64(pop(thread_reg)); | |
8032 pop(t1); | |
8033 } | |
8034 #endif | |
8035 } | |
0 | 8036 |
8037 class ControlWord { | |
8038 public: | |
8039 int32_t _value; | |
8040 | |
8041 int rounding_control() const { return (_value >> 10) & 3 ; } | |
8042 int precision_control() const { return (_value >> 8) & 3 ; } | |
8043 bool precision() const { return ((_value >> 5) & 1) != 0; } | |
8044 bool underflow() const { return ((_value >> 4) & 1) != 0; } | |
8045 bool overflow() const { return ((_value >> 3) & 1) != 0; } | |
8046 bool zero_divide() const { return ((_value >> 2) & 1) != 0; } | |
8047 bool denormalized() const { return ((_value >> 1) & 1) != 0; } | |
8048 bool invalid() const { return ((_value >> 0) & 1) != 0; } | |
8049 | |
8050 void print() const { | |
8051 // rounding control | |
8052 const char* rc; | |
8053 switch (rounding_control()) { | |
8054 case 0: rc = "round near"; break; | |
8055 case 1: rc = "round down"; break; | |
8056 case 2: rc = "round up "; break; | |
8057 case 3: rc = "chop "; break; | |
8058 }; | |
8059 // precision control | |
8060 const char* pc; | |
8061 switch (precision_control()) { | |
8062 case 0: pc = "24 bits "; break; | |
8063 case 1: pc = "reserved"; break; | |
8064 case 2: pc = "53 bits "; break; | |
8065 case 3: pc = "64 bits "; break; | |
8066 }; | |
8067 // flags | |
8068 char f[9]; | |
8069 f[0] = ' '; | |
8070 f[1] = ' '; | |
8071 f[2] = (precision ()) ? 'P' : 'p'; | |
8072 f[3] = (underflow ()) ? 'U' : 'u'; | |
8073 f[4] = (overflow ()) ? 'O' : 'o'; | |
8074 f[5] = (zero_divide ()) ? 'Z' : 'z'; | |
8075 f[6] = (denormalized()) ? 'D' : 'd'; | |
8076 f[7] = (invalid ()) ? 'I' : 'i'; | |
8077 f[8] = '\x0'; | |
8078 // output | |
8079 printf("%04x masks = %s, %s, %s", _value & 0xFFFF, f, rc, pc); | |
8080 } | |
8081 | |
8082 }; | |
8083 | |
8084 class StatusWord { | |
8085 public: | |
8086 int32_t _value; | |
8087 | |
8088 bool busy() const { return ((_value >> 15) & 1) != 0; } | |
8089 bool C3() const { return ((_value >> 14) & 1) != 0; } | |
8090 bool C2() const { return ((_value >> 10) & 1) != 0; } | |
8091 bool C1() const { return ((_value >> 9) & 1) != 0; } | |
8092 bool C0() const { return ((_value >> 8) & 1) != 0; } | |
8093 int top() const { return (_value >> 11) & 7 ; } | |
8094 bool error_status() const { return ((_value >> 7) & 1) != 0; } | |
8095 bool stack_fault() const { return ((_value >> 6) & 1) != 0; } | |
8096 bool precision() const { return ((_value >> 5) & 1) != 0; } | |
8097 bool underflow() const { return ((_value >> 4) & 1) != 0; } | |
8098 bool overflow() const { return ((_value >> 3) & 1) != 0; } | |
8099 bool zero_divide() const { return ((_value >> 2) & 1) != 0; } | |
8100 bool denormalized() const { return ((_value >> 1) & 1) != 0; } | |
8101 bool invalid() const { return ((_value >> 0) & 1) != 0; } | |
8102 | |
8103 void print() const { | |
8104 // condition codes | |
8105 char c[5]; | |
8106 c[0] = (C3()) ? '3' : '-'; | |
8107 c[1] = (C2()) ? '2' : '-'; | |
8108 c[2] = (C1()) ? '1' : '-'; | |
8109 c[3] = (C0()) ? '0' : '-'; | |
8110 c[4] = '\x0'; | |
8111 // flags | |
8112 char f[9]; | |
8113 f[0] = (error_status()) ? 'E' : '-'; | |
8114 f[1] = (stack_fault ()) ? 'S' : '-'; | |
8115 f[2] = (precision ()) ? 'P' : '-'; | |
8116 f[3] = (underflow ()) ? 'U' : '-'; | |
8117 f[4] = (overflow ()) ? 'O' : '-'; | |
8118 f[5] = (zero_divide ()) ? 'Z' : '-'; | |
8119 f[6] = (denormalized()) ? 'D' : '-'; | |
8120 f[7] = (invalid ()) ? 'I' : '-'; | |
8121 f[8] = '\x0'; | |
8122 // output | |
8123 printf("%04x flags = %s, cc = %s, top = %d", _value & 0xFFFF, f, c, top()); | |
8124 } | |
8125 | |
8126 }; | |
8127 | |
8128 class TagWord { | |
8129 public: | |
8130 int32_t _value; | |
8131 | |
8132 int tag_at(int i) const { return (_value >> (i*2)) & 3; } | |
8133 | |
8134 void print() const { | |
8135 printf("%04x", _value & 0xFFFF); | |
8136 } | |
8137 | |
8138 }; | |
8139 | |
8140 class FPU_Register { | |
8141 public: | |
8142 int32_t _m0; | |
8143 int32_t _m1; | |
8144 int16_t _ex; | |
8145 | |
8146 bool is_indefinite() const { | |
8147 return _ex == -1 && _m1 == (int32_t)0xC0000000 && _m0 == 0; | |
8148 } | |
8149 | |
8150 void print() const { | |
8151 char sign = (_ex < 0) ? '-' : '+'; | |
8152 const char* kind = (_ex == 0x7FFF || _ex == (int16_t)-1) ? "NaN" : " "; | |
8153 printf("%c%04hx.%08x%08x %s", sign, _ex, _m1, _m0, kind); | |
8154 }; | |
8155 | |
8156 }; | |
8157 | |
8158 class FPU_State { | |
8159 public: | |
8160 enum { | |
8161 register_size = 10, | |
8162 number_of_registers = 8, | |
8163 register_mask = 7 | |
8164 }; | |
8165 | |
8166 ControlWord _control_word; | |
8167 StatusWord _status_word; | |
8168 TagWord _tag_word; | |
8169 int32_t _error_offset; | |
8170 int32_t _error_selector; | |
8171 int32_t _data_offset; | |
8172 int32_t _data_selector; | |
8173 int8_t _register[register_size * number_of_registers]; | |
8174 | |
8175 int tag_for_st(int i) const { return _tag_word.tag_at((_status_word.top() + i) & register_mask); } | |
8176 FPU_Register* st(int i) const { return (FPU_Register*)&_register[register_size * i]; } | |
8177 | |
8178 const char* tag_as_string(int tag) const { | |
8179 switch (tag) { | |
8180 case 0: return "valid"; | |
8181 case 1: return "zero"; | |
8182 case 2: return "special"; | |
8183 case 3: return "empty"; | |
8184 } | |
1489
cff162798819
6888953: some calls to function-like macros are missing semicolons
jcoomes
parents:
1369
diff
changeset
|
8185 ShouldNotReachHere(); |
0 | 8186 return NULL; |
8187 } | |
8188 | |
8189 void print() const { | |
8190 // print computation registers | |
8191 { int t = _status_word.top(); | |
8192 for (int i = 0; i < number_of_registers; i++) { | |
8193 int j = (i - t) & register_mask; | |
8194 printf("%c r%d = ST%d = ", (j == 0 ? '*' : ' '), i, j); | |
8195 st(j)->print(); | |
8196 printf(" %s\n", tag_as_string(_tag_word.tag_at(i))); | |
8197 } | |
8198 } | |
8199 printf("\n"); | |
8200 // print control registers | |
8201 printf("ctrl = "); _control_word.print(); printf("\n"); | |
8202 printf("stat = "); _status_word .print(); printf("\n"); | |
8203 printf("tags = "); _tag_word .print(); printf("\n"); | |
8204 } | |
8205 | |
8206 }; | |
8207 | |
8208 class Flag_Register { | |
8209 public: | |
8210 int32_t _value; | |
8211 | |
8212 bool overflow() const { return ((_value >> 11) & 1) != 0; } | |
8213 bool direction() const { return ((_value >> 10) & 1) != 0; } | |
8214 bool sign() const { return ((_value >> 7) & 1) != 0; } | |
8215 bool zero() const { return ((_value >> 6) & 1) != 0; } | |
8216 bool auxiliary_carry() const { return ((_value >> 4) & 1) != 0; } | |
8217 bool parity() const { return ((_value >> 2) & 1) != 0; } | |
8218 bool carry() const { return ((_value >> 0) & 1) != 0; } | |
8219 | |
8220 void print() const { | |
8221 // flags | |
8222 char f[8]; | |
8223 f[0] = (overflow ()) ? 'O' : '-'; | |
8224 f[1] = (direction ()) ? 'D' : '-'; | |
8225 f[2] = (sign ()) ? 'S' : '-'; | |
8226 f[3] = (zero ()) ? 'Z' : '-'; | |
8227 f[4] = (auxiliary_carry()) ? 'A' : '-'; | |
8228 f[5] = (parity ()) ? 'P' : '-'; | |
8229 f[6] = (carry ()) ? 'C' : '-'; | |
8230 f[7] = '\x0'; | |
8231 // output | |
8232 printf("%08x flags = %s", _value, f); | |
8233 } | |
8234 | |
8235 }; | |
8236 | |
8237 class IU_Register { | |
8238 public: | |
8239 int32_t _value; | |
8240 | |
8241 void print() const { | |
8242 printf("%08x %11d", _value, _value); | |
8243 } | |
8244 | |
8245 }; | |
8246 | |
8247 class IU_State { | |
8248 public: | |
8249 Flag_Register _eflags; | |
8250 IU_Register _rdi; | |
8251 IU_Register _rsi; | |
8252 IU_Register _rbp; | |
8253 IU_Register _rsp; | |
8254 IU_Register _rbx; | |
8255 IU_Register _rdx; | |
8256 IU_Register _rcx; | |
8257 IU_Register _rax; | |
8258 | |
8259 void print() const { | |
8260 // computation registers | |
8261 printf("rax, = "); _rax.print(); printf("\n"); | |
8262 printf("rbx, = "); _rbx.print(); printf("\n"); | |
8263 printf("rcx = "); _rcx.print(); printf("\n"); | |
8264 printf("rdx = "); _rdx.print(); printf("\n"); | |
8265 printf("rdi = "); _rdi.print(); printf("\n"); | |
8266 printf("rsi = "); _rsi.print(); printf("\n"); | |
8267 printf("rbp, = "); _rbp.print(); printf("\n"); | |
8268 printf("rsp = "); _rsp.print(); printf("\n"); | |
8269 printf("\n"); | |
8270 // control registers | |
8271 printf("flgs = "); _eflags.print(); printf("\n"); | |
8272 } | |
8273 }; | |
8274 | |
8275 | |
8276 class CPU_State { | |
8277 public: | |
8278 FPU_State _fpu_state; | |
8279 IU_State _iu_state; | |
8280 | |
8281 void print() const { | |
8282 printf("--------------------------------------------------\n"); | |
8283 _iu_state .print(); | |
8284 printf("\n"); | |
8285 _fpu_state.print(); | |
8286 printf("--------------------------------------------------\n"); | |
8287 } | |
8288 | |
8289 }; | |
8290 | |
8291 | |
8292 static void _print_CPU_state(CPU_State* state) { | |
8293 state->print(); | |
8294 }; | |
8295 | |
8296 | |
8297 void MacroAssembler::print_CPU_state() { | |
8298 push_CPU_state(); | |
304 | 8299 push(rsp); // pass CPU state |
0 | 8300 call(RuntimeAddress(CAST_FROM_FN_PTR(address, _print_CPU_state))); |
304 | 8301 addptr(rsp, wordSize); // discard argument |
0 | 8302 pop_CPU_state(); |
8303 } | |
8304 | |
8305 | |
8306 static bool _verify_FPU(int stack_depth, char* s, CPU_State* state) { | |
8307 static int counter = 0; | |
8308 FPU_State* fs = &state->_fpu_state; | |
8309 counter++; | |
8310 // For leaf calls, only verify that the top few elements remain empty. | |
8311 // We only need 1 empty at the top for C2 code. | |
8312 if( stack_depth < 0 ) { | |
8313 if( fs->tag_for_st(7) != 3 ) { | |
8314 printf("FPR7 not empty\n"); | |
8315 state->print(); | |
8316 assert(false, "error"); | |
8317 return false; | |
8318 } | |
8319 return true; // All other stack states do not matter | |
8320 } | |
8321 | |
8322 assert((fs->_control_word._value & 0xffff) == StubRoutines::_fpu_cntrl_wrd_std, | |
8323 "bad FPU control word"); | |
8324 | |
8325 // compute stack depth | |
8326 int i = 0; | |
8327 while (i < FPU_State::number_of_registers && fs->tag_for_st(i) < 3) i++; | |
8328 int d = i; | |
8329 while (i < FPU_State::number_of_registers && fs->tag_for_st(i) == 3) i++; | |
8330 // verify findings | |
8331 if (i != FPU_State::number_of_registers) { | |
8332 // stack not contiguous | |
8333 printf("%s: stack not contiguous at ST%d\n", s, i); | |
8334 state->print(); | |
8335 assert(false, "error"); | |
8336 return false; | |
8337 } | |
8338 // check if computed stack depth corresponds to expected stack depth | |
8339 if (stack_depth < 0) { | |
8340 // expected stack depth is -stack_depth or less | |
8341 if (d > -stack_depth) { | |
8342 // too many elements on the stack | |
8343 printf("%s: <= %d stack elements expected but found %d\n", s, -stack_depth, d); | |
8344 state->print(); | |
8345 assert(false, "error"); | |
8346 return false; | |
8347 } | |
8348 } else { | |
8349 // expected stack depth is stack_depth | |
8350 if (d != stack_depth) { | |
8351 // wrong stack depth | |
8352 printf("%s: %d stack elements expected but found %d\n", s, stack_depth, d); | |
8353 state->print(); | |
8354 assert(false, "error"); | |
8355 return false; | |
8356 } | |
8357 } | |
8358 // everything is cool | |
8359 return true; | |
8360 } | |
8361 | |
8362 | |
8363 void MacroAssembler::verify_FPU(int stack_depth, const char* s) { | |
8364 if (!VerifyFPU) return; | |
8365 push_CPU_state(); | |
304 | 8366 push(rsp); // pass CPU state |
0 | 8367 ExternalAddress msg((address) s); |
8368 // pass message string s | |
8369 pushptr(msg.addr()); | |
304 | 8370 push(stack_depth); // pass stack depth |
0 | 8371 call(RuntimeAddress(CAST_FROM_FN_PTR(address, _verify_FPU))); |
304 | 8372 addptr(rsp, 3 * wordSize); // discard arguments |
0 | 8373 // check for error |
8374 { Label L; | |
8375 testl(rax, rax); | |
8376 jcc(Assembler::notZero, L); | |
8377 int3(); // break if error condition | |
8378 bind(L); | |
8379 } | |
8380 pop_CPU_state(); | |
8381 } | |
8382 | |
304 | 8383 void MacroAssembler::load_klass(Register dst, Register src) { |
8384 #ifdef _LP64 | |
8385 if (UseCompressedOops) { | |
8386 movl(dst, Address(src, oopDesc::klass_offset_in_bytes())); | |
8387 decode_heap_oop_not_null(dst); | |
8388 } else | |
8389 #endif | |
8390 movptr(dst, Address(src, oopDesc::klass_offset_in_bytes())); | |
8391 } | |
8392 | |
8393 void MacroAssembler::load_prototype_header(Register dst, Register src) { | |
8394 #ifdef _LP64 | |
8395 if (UseCompressedOops) { | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8396 assert (Universe::heap() != NULL, "java heap should be initialized"); |
304 | 8397 movl(dst, Address(src, oopDesc::klass_offset_in_bytes())); |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8398 if (Universe::narrow_oop_shift() != 0) { |
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8399 assert(LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8400 if (LogMinObjAlignmentInBytes == Address::times_8) { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8401 movq(dst, Address(r12_heapbase, dst, Address::times_8, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8402 } else { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8403 // OK to use shift since we don't need to preserve flags. |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8404 shlq(dst, LogMinObjAlignmentInBytes); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8405 movq(dst, Address(r12_heapbase, dst, Address::times_1, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8406 } |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8407 } else { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8408 movq(dst, Address(dst, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8409 } |
304 | 8410 } else |
8411 #endif | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8412 { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8413 movptr(dst, Address(src, oopDesc::klass_offset_in_bytes())); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8414 movptr(dst, Address(dst, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8415 } |
304 | 8416 } |
8417 | |
8418 void MacroAssembler::store_klass(Register dst, Register src) { | |
8419 #ifdef _LP64 | |
8420 if (UseCompressedOops) { | |
8421 encode_heap_oop_not_null(src); | |
8422 movl(Address(dst, oopDesc::klass_offset_in_bytes()), src); | |
8423 } else | |
8424 #endif | |
8425 movptr(Address(dst, oopDesc::klass_offset_in_bytes()), src); | |
8426 } | |
8427 | |
1846 | 8428 void MacroAssembler::load_heap_oop(Register dst, Address src) { |
8429 #ifdef _LP64 | |
8430 if (UseCompressedOops) { | |
8431 movl(dst, src); | |
8432 decode_heap_oop(dst); | |
8433 } else | |
8434 #endif | |
8435 movptr(dst, src); | |
8436 } | |
8437 | |
2464
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8438 // Doesn't do verfication, generates fixed size code |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8439 void MacroAssembler::load_heap_oop_not_null(Register dst, Address src) { |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8440 #ifdef _LP64 |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8441 if (UseCompressedOops) { |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8442 movl(dst, src); |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8443 decode_heap_oop_not_null(dst); |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8444 } else |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8445 #endif |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8446 movptr(dst, src); |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8447 } |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2415
diff
changeset
|
8448 |
1846 | 8449 void MacroAssembler::store_heap_oop(Address dst, Register src) { |
8450 #ifdef _LP64 | |
8451 if (UseCompressedOops) { | |
8452 assert(!dst.uses(src), "not enough registers"); | |
8453 encode_heap_oop(src); | |
8454 movl(dst, src); | |
8455 } else | |
8456 #endif | |
8457 movptr(dst, src); | |
8458 } | |
8459 | |
8460 // Used for storing NULLs. | |
8461 void MacroAssembler::store_heap_oop_null(Address dst) { | |
8462 #ifdef _LP64 | |
8463 if (UseCompressedOops) { | |
8464 movl(dst, (int32_t)NULL_WORD); | |
8465 } else { | |
8466 movslq(dst, (int32_t)NULL_WORD); | |
8467 } | |
8468 #else | |
8469 movl(dst, (int32_t)NULL_WORD); | |
8470 #endif | |
8471 } | |
8472 | |
304 | 8473 #ifdef _LP64 |
8474 void MacroAssembler::store_klass_gap(Register dst, Register src) { | |
8475 if (UseCompressedOops) { | |
8476 // Store to klass gap in destination | |
8477 movl(Address(dst, oopDesc::klass_gap_offset_in_bytes()), src); | |
8478 } | |
8479 } | |
8480 | |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8481 #ifdef ASSERT |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8482 void MacroAssembler::verify_heapbase(const char* msg) { |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8483 assert (UseCompressedOops, "should be compressed"); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8484 assert (Universe::heap() != NULL, "java heap should be initialized"); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8485 if (CheckCompressedOops) { |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8486 Label ok; |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8487 push(rscratch1); // cmpptr trashes rscratch1 |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8488 cmpptr(r12_heapbase, ExternalAddress((address)Universe::narrow_oop_base_addr())); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8489 jcc(Assembler::equal, ok); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8490 stop(msg); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8491 bind(ok); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8492 pop(rscratch1); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8493 } |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8494 } |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8495 #endif |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8496 |
304 | 8497 // Algorithm must match oop.inline.hpp encode_heap_oop. |
8498 void MacroAssembler::encode_heap_oop(Register r) { | |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8499 #ifdef ASSERT |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8500 verify_heapbase("MacroAssembler::encode_heap_oop: heap base corrupted?"); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8501 #endif |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8502 verify_oop(r, "broken oop in encode_heap_oop"); |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8503 if (Universe::narrow_oop_base() == NULL) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8504 if (Universe::narrow_oop_shift() != 0) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8505 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8506 shrq(r, LogMinObjAlignmentInBytes); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8507 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8508 return; |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8509 } |
304 | 8510 testq(r, r); |
8511 cmovq(Assembler::equal, r, r12_heapbase); | |
8512 subq(r, r12_heapbase); | |
8513 shrq(r, LogMinObjAlignmentInBytes); | |
8514 } | |
8515 | |
8516 void MacroAssembler::encode_heap_oop_not_null(Register r) { | |
0 | 8517 #ifdef ASSERT |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8518 verify_heapbase("MacroAssembler::encode_heap_oop_not_null: heap base corrupted?"); |
304 | 8519 if (CheckCompressedOops) { |
0 | 8520 Label ok; |
304 | 8521 testq(r, r); |
8522 jcc(Assembler::notEqual, ok); | |
8523 stop("null oop passed to encode_heap_oop_not_null"); | |
0 | 8524 bind(ok); |
304 | 8525 } |
8526 #endif | |
8527 verify_oop(r, "broken oop in encode_heap_oop_not_null"); | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8528 if (Universe::narrow_oop_base() != NULL) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8529 subq(r, r12_heapbase); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8530 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8531 if (Universe::narrow_oop_shift() != 0) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8532 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8533 shrq(r, LogMinObjAlignmentInBytes); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8534 } |
304 | 8535 } |
8536 | |
8537 void MacroAssembler::encode_heap_oop_not_null(Register dst, Register src) { | |
8538 #ifdef ASSERT | |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8539 verify_heapbase("MacroAssembler::encode_heap_oop_not_null2: heap base corrupted?"); |
304 | 8540 if (CheckCompressedOops) { |
8541 Label ok; | |
8542 testq(src, src); | |
8543 jcc(Assembler::notEqual, ok); | |
8544 stop("null oop passed to encode_heap_oop_not_null2"); | |
8545 bind(ok); | |
0 | 8546 } |
8547 #endif | |
304 | 8548 verify_oop(src, "broken oop in encode_heap_oop_not_null2"); |
8549 if (dst != src) { | |
8550 movq(dst, src); | |
8551 } | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8552 if (Universe::narrow_oop_base() != NULL) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8553 subq(dst, r12_heapbase); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8554 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8555 if (Universe::narrow_oop_shift() != 0) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8556 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8557 shrq(dst, LogMinObjAlignmentInBytes); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8558 } |
304 | 8559 } |
8560 | |
8561 void MacroAssembler::decode_heap_oop(Register r) { | |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8562 #ifdef ASSERT |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8563 verify_heapbase("MacroAssembler::decode_heap_oop: heap base corrupted?"); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8564 #endif |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8565 if (Universe::narrow_oop_base() == NULL) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8566 if (Universe::narrow_oop_shift() != 0) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8567 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8568 shlq(r, LogMinObjAlignmentInBytes); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8569 } |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8570 } else { |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8571 Label done; |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8572 shlq(r, LogMinObjAlignmentInBytes); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8573 jccb(Assembler::equal, done); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8574 addq(r, r12_heapbase); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8575 bind(done); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8576 } |
304 | 8577 verify_oop(r, "broken oop in decode_heap_oop"); |
8578 } | |
8579 | |
8580 void MacroAssembler::decode_heap_oop_not_null(Register r) { | |
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8581 // Note: it will change flags |
304 | 8582 assert (UseCompressedOops, "should only be used for compressed headers"); |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8583 assert (Universe::heap() != NULL, "java heap should be initialized"); |
304 | 8584 // Cannot assert, unverified entry point counts instructions (see .ad file) |
8585 // vtableStubs also counts instructions in pd_code_size_limit. | |
8586 // Also do not verify_oop as this is called by verify_oop. | |
898
60fea60a6db5
6864914: SPECjvm2008 produces invalid result with zero based Compressed Oops
kvn
parents:
845
diff
changeset
|
8587 if (Universe::narrow_oop_shift() != 0) { |
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8588 assert(LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8589 shlq(r, LogMinObjAlignmentInBytes); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8590 if (Universe::narrow_oop_base() != NULL) { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8591 addq(r, r12_heapbase); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8592 } |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8593 } else { |
898
60fea60a6db5
6864914: SPECjvm2008 produces invalid result with zero based Compressed Oops
kvn
parents:
845
diff
changeset
|
8594 assert (Universe::narrow_oop_base() == NULL, "sanity"); |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8595 } |
304 | 8596 } |
8597 | |
8598 void MacroAssembler::decode_heap_oop_not_null(Register dst, Register src) { | |
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8599 // Note: it will change flags |
304 | 8600 assert (UseCompressedOops, "should only be used for compressed headers"); |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8601 assert (Universe::heap() != NULL, "java heap should be initialized"); |
304 | 8602 // Cannot assert, unverified entry point counts instructions (see .ad file) |
8603 // vtableStubs also counts instructions in pd_code_size_limit. | |
8604 // Also do not verify_oop as this is called by verify_oop. | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8605 if (Universe::narrow_oop_shift() != 0) { |
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8606 assert(LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8607 if (LogMinObjAlignmentInBytes == Address::times_8) { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8608 leaq(dst, Address(r12_heapbase, src, Address::times_8, 0)); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8609 } else { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8610 if (dst != src) { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8611 movq(dst, src); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8612 } |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8613 shlq(dst, LogMinObjAlignmentInBytes); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8614 if (Universe::narrow_oop_base() != NULL) { |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8615 addq(dst, r12_heapbase); |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8616 } |
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8617 } |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8618 } else { |
898
60fea60a6db5
6864914: SPECjvm2008 produces invalid result with zero based Compressed Oops
kvn
parents:
845
diff
changeset
|
8619 assert (Universe::narrow_oop_base() == NULL, "sanity"); |
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8620 if (dst != src) { |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8621 movq(dst, src); |
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8622 } |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8623 } |
304 | 8624 } |
8625 | |
8626 void MacroAssembler::set_narrow_oop(Register dst, jobject obj) { | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8627 assert (UseCompressedOops, "should only be used for compressed headers"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8628 assert (Universe::heap() != NULL, "java heap should be initialized"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8629 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8630 int oop_index = oop_recorder()->find_index(obj); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8631 RelocationHolder rspec = oop_Relocation::spec(oop_index); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8632 mov_narrow_oop(dst, oop_index, rspec); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8633 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8634 |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8635 void MacroAssembler::set_narrow_oop(Address dst, jobject obj) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8636 assert (UseCompressedOops, "should only be used for compressed headers"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8637 assert (Universe::heap() != NULL, "java heap should be initialized"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8638 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
304 | 8639 int oop_index = oop_recorder()->find_index(obj); |
8640 RelocationHolder rspec = oop_Relocation::spec(oop_index); | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8641 mov_narrow_oop(dst, oop_index, rspec); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8642 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8643 |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8644 void MacroAssembler::cmp_narrow_oop(Register dst, jobject obj) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8645 assert (UseCompressedOops, "should only be used for compressed headers"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8646 assert (Universe::heap() != NULL, "java heap should be initialized"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8647 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8648 int oop_index = oop_recorder()->find_index(obj); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8649 RelocationHolder rspec = oop_Relocation::spec(oop_index); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8650 Assembler::cmp_narrow_oop(dst, oop_index, rspec); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8651 } |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8652 |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8653 void MacroAssembler::cmp_narrow_oop(Address dst, jobject obj) { |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8654 assert (UseCompressedOops, "should only be used for compressed headers"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8655 assert (Universe::heap() != NULL, "java heap should be initialized"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8656 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8657 int oop_index = oop_recorder()->find_index(obj); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8658 RelocationHolder rspec = oop_Relocation::spec(oop_index); |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8659 Assembler::cmp_narrow_oop(dst, oop_index, rspec); |
304 | 8660 } |
8661 | |
8662 void MacroAssembler::reinit_heapbase() { | |
8663 if (UseCompressedOops) { | |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8664 movptr(r12_heapbase, ExternalAddress((address)Universe::narrow_oop_base_addr())); |
304 | 8665 } |
8666 } | |
8667 #endif // _LP64 | |
0 | 8668 |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8669 // IndexOf for constant substrings with size >= 8 chars |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8670 // which don't need to be loaded through stack. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8671 void MacroAssembler::string_indexofC8(Register str1, Register str2, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8672 Register cnt1, Register cnt2, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8673 int int_cnt2, Register result, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8674 XMMRegister vec, Register tmp) { |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8675 assert(UseSSE42Intrinsics, "SSE4.2 is required"); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8676 |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8677 // This method uses pcmpestri inxtruction with bound registers |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8678 // inputs: |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8679 // xmm - substring |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8680 // rax - substring length (elements count) |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8681 // mem - scanned string |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8682 // rdx - string length (elements count) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8683 // 0xd - mode: 1100 (substring search) + 01 (unsigned shorts) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8684 // outputs: |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8685 // rcx - matched index in string |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8686 assert(cnt1 == rdx && cnt2 == rax && tmp == rcx, "pcmpestri"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8687 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8688 Label RELOAD_SUBSTR, SCAN_TO_SUBSTR, SCAN_SUBSTR, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8689 RET_FOUND, RET_NOT_FOUND, EXIT, FOUND_SUBSTR, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8690 MATCH_SUBSTR_HEAD, RELOAD_STR, FOUND_CANDIDATE; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8691 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8692 // Note, inline_string_indexOf() generates checks: |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8693 // if (substr.count > string.count) return -1; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8694 // if (substr.count == 0) return 0; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8695 assert(int_cnt2 >= 8, "this code isused only for cnt2 >= 8 chars"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8696 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8697 // Load substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8698 movdqu(vec, Address(str2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8699 movl(cnt2, int_cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8700 movptr(result, str1); // string addr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8701 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8702 if (int_cnt2 > 8) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8703 jmpb(SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8704 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8705 // Reload substr for rescan, this code |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8706 // is executed only for large substrings (> 8 chars) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8707 bind(RELOAD_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8708 movdqu(vec, Address(str2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8709 negptr(cnt2); // Jumped here with negative cnt2, convert to positive |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8710 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8711 bind(RELOAD_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8712 // We came here after the beginning of the substring was |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8713 // matched but the rest of it was not so we need to search |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8714 // again. Start from the next element after the previous match. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8715 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8716 // cnt2 is number of substring reminding elements and |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8717 // cnt1 is number of string reminding elements when cmp failed. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8718 // Restored cnt1 = cnt1 - cnt2 + int_cnt2 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8719 subl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8720 addl(cnt1, int_cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8721 movl(cnt2, int_cnt2); // Now restore cnt2 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8722 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8723 decrementl(cnt1); // Shift to next element |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8724 cmpl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8725 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8726 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8727 addptr(result, 2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8728 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8729 } // (int_cnt2 > 8) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8730 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8731 // Scan string for start of substr in 16-byte vectors |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8732 bind(SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8733 pcmpestri(vec, Address(result, 0), 0x0d); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8734 jccb(Assembler::below, FOUND_CANDIDATE); // CF == 1 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8735 subl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8736 jccb(Assembler::lessEqual, RET_NOT_FOUND); // Scanned full string |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8737 cmpl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8738 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8739 addptr(result, 16); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8740 jmpb(SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8741 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8742 // Found a potential substr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8743 bind(FOUND_CANDIDATE); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8744 // Matched whole vector if first element matched (tmp(rcx) == 0). |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8745 if (int_cnt2 == 8) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8746 jccb(Assembler::overflow, RET_FOUND); // OF == 1 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8747 } else { // int_cnt2 > 8 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8748 jccb(Assembler::overflow, FOUND_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8749 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8750 // After pcmpestri tmp(rcx) contains matched element index |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8751 // Compute start addr of substr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8752 lea(result, Address(result, tmp, Address::times_2)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8753 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8754 // Make sure string is still long enough |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8755 subl(cnt1, tmp); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8756 cmpl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8757 if (int_cnt2 == 8) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8758 jccb(Assembler::greaterEqual, SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8759 } else { // int_cnt2 > 8 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8760 jccb(Assembler::greaterEqual, MATCH_SUBSTR_HEAD); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8761 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8762 // Left less then substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8763 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8764 bind(RET_NOT_FOUND); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8765 movl(result, -1); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8766 jmpb(EXIT); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8767 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8768 if (int_cnt2 > 8) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8769 // This code is optimized for the case when whole substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8770 // is matched if its head is matched. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8771 bind(MATCH_SUBSTR_HEAD); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8772 pcmpestri(vec, Address(result, 0), 0x0d); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8773 // Reload only string if does not match |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8774 jccb(Assembler::noOverflow, RELOAD_STR); // OF == 0 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8775 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8776 Label CONT_SCAN_SUBSTR; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8777 // Compare the rest of substring (> 8 chars). |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8778 bind(FOUND_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8779 // First 8 chars are already matched. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8780 negptr(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8781 addptr(cnt2, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8782 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8783 bind(SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8784 subl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8785 cmpl(cnt2, -8); // Do not read beyond substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8786 jccb(Assembler::lessEqual, CONT_SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8787 // Back-up strings to avoid reading beyond substring: |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8788 // cnt1 = cnt1 - cnt2 + 8 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8789 addl(cnt1, cnt2); // cnt2 is negative |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8790 addl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8791 movl(cnt2, 8); negptr(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8792 bind(CONT_SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8793 if (int_cnt2 < (int)G) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8794 movdqu(vec, Address(str2, cnt2, Address::times_2, int_cnt2*2)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8795 pcmpestri(vec, Address(result, cnt2, Address::times_2, int_cnt2*2), 0x0d); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8796 } else { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8797 // calculate index in register to avoid integer overflow (int_cnt2*2) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8798 movl(tmp, int_cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8799 addptr(tmp, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8800 movdqu(vec, Address(str2, tmp, Address::times_2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8801 pcmpestri(vec, Address(result, tmp, Address::times_2, 0), 0x0d); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8802 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8803 // Need to reload strings pointers if not matched whole vector |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8804 jccb(Assembler::noOverflow, RELOAD_SUBSTR); // OF == 0 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8805 addptr(cnt2, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8806 jccb(Assembler::negative, SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8807 // Fall through if found full substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8808 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8809 } // (int_cnt2 > 8) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8810 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8811 bind(RET_FOUND); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8812 // Found result if we matched full small substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8813 // Compute substr offset |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8814 subptr(result, str1); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8815 shrl(result, 1); // index |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8816 bind(EXIT); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8817 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8818 } // string_indexofC8 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8819 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8820 // Small strings are loaded through stack if they cross page boundary. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8821 void MacroAssembler::string_indexof(Register str1, Register str2, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8822 Register cnt1, Register cnt2, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8823 int int_cnt2, Register result, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8824 XMMRegister vec, Register tmp) { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8825 assert(UseSSE42Intrinsics, "SSE4.2 is required"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8826 // |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8827 // int_cnt2 is length of small (< 8 chars) constant substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8828 // or (-1) for non constant substring in which case its length |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8829 // is in cnt2 register. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8830 // |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8831 // Note, inline_string_indexOf() generates checks: |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8832 // if (substr.count > string.count) return -1; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8833 // if (substr.count == 0) return 0; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8834 // |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8835 assert(int_cnt2 == -1 || (0 < int_cnt2 && int_cnt2 < 8), "should be != 0"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8836 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8837 // This method uses pcmpestri inxtruction with bound registers |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8838 // inputs: |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8839 // xmm - substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8840 // rax - substring length (elements count) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8841 // mem - scanned string |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8842 // rdx - string length (elements count) |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8843 // 0xd - mode: 1100 (substring search) + 01 (unsigned shorts) |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8844 // outputs: |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8845 // rcx - matched index in string |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8846 assert(cnt1 == rdx && cnt2 == rax && tmp == rcx, "pcmpestri"); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8847 |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8848 Label RELOAD_SUBSTR, SCAN_TO_SUBSTR, SCAN_SUBSTR, ADJUST_STR, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8849 RET_FOUND, RET_NOT_FOUND, CLEANUP, FOUND_SUBSTR, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8850 FOUND_CANDIDATE; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8851 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8852 { //======================================================== |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8853 // We don't know where these strings are located |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8854 // and we can't read beyond them. Load them through stack. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8855 Label BIG_STRINGS, CHECK_STR, COPY_SUBSTR, COPY_STR; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8856 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8857 movptr(tmp, rsp); // save old SP |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8858 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8859 if (int_cnt2 > 0) { // small (< 8 chars) constant substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8860 if (int_cnt2 == 1) { // One char |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8861 load_unsigned_short(result, Address(str2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8862 movdl(vec, result); // move 32 bits |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8863 } else if (int_cnt2 == 2) { // Two chars |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8864 movdl(vec, Address(str2, 0)); // move 32 bits |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8865 } else if (int_cnt2 == 4) { // Four chars |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8866 movq(vec, Address(str2, 0)); // move 64 bits |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8867 } else { // cnt2 = { 3, 5, 6, 7 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8868 // Array header size is 12 bytes in 32-bit VM |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8869 // + 6 bytes for 3 chars == 18 bytes, |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8870 // enough space to load vec and shift. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8871 assert(HeapWordSize*typeArrayKlass::header_size() >= 12,"sanity"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8872 movdqu(vec, Address(str2, (int_cnt2*2)-16)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8873 psrldq(vec, 16-(int_cnt2*2)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8874 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8875 } else { // not constant substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8876 cmpl(cnt2, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8877 jccb(Assembler::aboveEqual, BIG_STRINGS); // Both strings are big enough |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8878 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8879 // We can read beyond string if srt+16 does not cross page boundary |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8880 // since heaps are aligned and mapped by pages. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8881 assert(os::vm_page_size() < (int)G, "default page should be small"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8882 movl(result, str2); // We need only low 32 bits |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8883 andl(result, (os::vm_page_size()-1)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8884 cmpl(result, (os::vm_page_size()-16)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8885 jccb(Assembler::belowEqual, CHECK_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8886 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8887 // Move small strings to stack to allow load 16 bytes into vec. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8888 subptr(rsp, 16); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8889 int stk_offset = wordSize-2; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8890 push(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8891 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8892 bind(COPY_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8893 load_unsigned_short(result, Address(str2, cnt2, Address::times_2, -2)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8894 movw(Address(rsp, cnt2, Address::times_2, stk_offset), result); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8895 decrement(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8896 jccb(Assembler::notZero, COPY_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8897 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8898 pop(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8899 movptr(str2, rsp); // New substring address |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8900 } // non constant |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8901 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8902 bind(CHECK_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8903 cmpl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8904 jccb(Assembler::aboveEqual, BIG_STRINGS); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8905 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8906 // Check cross page boundary. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8907 movl(result, str1); // We need only low 32 bits |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8908 andl(result, (os::vm_page_size()-1)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8909 cmpl(result, (os::vm_page_size()-16)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8910 jccb(Assembler::belowEqual, BIG_STRINGS); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8911 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8912 subptr(rsp, 16); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8913 int stk_offset = -2; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8914 if (int_cnt2 < 0) { // not constant |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8915 push(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8916 stk_offset += wordSize; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8917 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8918 movl(cnt2, cnt1); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8919 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8920 bind(COPY_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8921 load_unsigned_short(result, Address(str1, cnt2, Address::times_2, -2)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8922 movw(Address(rsp, cnt2, Address::times_2, stk_offset), result); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8923 decrement(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8924 jccb(Assembler::notZero, COPY_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8925 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8926 if (int_cnt2 < 0) { // not constant |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8927 pop(cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8928 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8929 movptr(str1, rsp); // New string address |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8930 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8931 bind(BIG_STRINGS); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8932 // Load substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8933 if (int_cnt2 < 0) { // -1 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8934 movdqu(vec, Address(str2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8935 push(cnt2); // substr count |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8936 push(str2); // substr addr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8937 push(str1); // string addr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8938 } else { |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8939 // Small (< 8 chars) constant substrings are loaded already. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8940 movl(cnt2, int_cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8941 } |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8942 push(tmp); // original SP |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8943 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8944 } // Finished loading |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8945 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8946 //======================================================== |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8947 // Start search |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8948 // |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8949 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8950 movptr(result, str1); // string addr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8951 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8952 if (int_cnt2 < 0) { // Only for non constant substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8953 jmpb(SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8954 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8955 // SP saved at sp+0 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8956 // String saved at sp+1*wordSize |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8957 // Substr saved at sp+2*wordSize |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8958 // Substr count saved at sp+3*wordSize |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8959 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8960 // Reload substr for rescan, this code |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8961 // is executed only for large substrings (> 8 chars) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8962 bind(RELOAD_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8963 movptr(str2, Address(rsp, 2*wordSize)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8964 movl(cnt2, Address(rsp, 3*wordSize)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8965 movdqu(vec, Address(str2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8966 // We came here after the beginning of the substring was |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8967 // matched but the rest of it was not so we need to search |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8968 // again. Start from the next element after the previous match. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8969 subptr(str1, result); // Restore counter |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8970 shrl(str1, 1); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8971 addl(cnt1, str1); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8972 decrementl(cnt1); // Shift to next element |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8973 cmpl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8974 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8975 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8976 addptr(result, 2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8977 } // non constant |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8978 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8979 // Scan string for start of substr in 16-byte vectors |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8980 bind(SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8981 assert(cnt1 == rdx && cnt2 == rax && tmp == rcx, "pcmpestri"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8982 pcmpestri(vec, Address(result, 0), 0x0d); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8983 jccb(Assembler::below, FOUND_CANDIDATE); // CF == 1 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8984 subl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8985 jccb(Assembler::lessEqual, RET_NOT_FOUND); // Scanned full string |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8986 cmpl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8987 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8988 addptr(result, 16); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8989 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8990 bind(ADJUST_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8991 cmpl(cnt1, 8); // Do not read beyond string |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8992 jccb(Assembler::greaterEqual, SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8993 // Back-up string to avoid reading beyond string. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8994 lea(result, Address(result, cnt1, Address::times_2, -16)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8995 movl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8996 jmpb(SCAN_TO_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8997 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8998 // Found a potential substr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8999 bind(FOUND_CANDIDATE); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9000 // After pcmpestri tmp(rcx) contains matched element index |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9001 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9002 // Make sure string is still long enough |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9003 subl(cnt1, tmp); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9004 cmpl(cnt1, cnt2); |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9005 jccb(Assembler::greaterEqual, FOUND_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9006 // Left less then substring. |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9007 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9008 bind(RET_NOT_FOUND); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9009 movl(result, -1); |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9010 jmpb(CLEANUP); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9011 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9012 bind(FOUND_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9013 // Compute start addr of substr |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9014 lea(result, Address(result, tmp, Address::times_2)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9015 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9016 if (int_cnt2 > 0) { // Constant substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9017 // Repeat search for small substring (< 8 chars) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9018 // from new point without reloading substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9019 // Have to check that we don't read beyond string. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9020 cmpl(tmp, 8-int_cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9021 jccb(Assembler::greater, ADJUST_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9022 // Fall through if matched whole substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9023 } else { // non constant |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9024 assert(int_cnt2 == -1, "should be != 0"); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9025 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9026 addl(tmp, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9027 // Found result if we matched whole substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9028 cmpl(tmp, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9029 jccb(Assembler::lessEqual, RET_FOUND); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9030 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9031 // Repeat search for small substring (<= 8 chars) |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9032 // from new point 'str1' without reloading substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9033 cmpl(cnt2, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9034 // Have to check that we don't read beyond string. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9035 jccb(Assembler::lessEqual, ADJUST_STR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9036 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9037 Label CHECK_NEXT, CONT_SCAN_SUBSTR, RET_FOUND_LONG; |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9038 // Compare the rest of substring (> 8 chars). |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9039 movptr(str1, result); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9040 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9041 cmpl(tmp, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9042 // First 8 chars are already matched. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9043 jccb(Assembler::equal, CHECK_NEXT); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9044 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9045 bind(SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9046 pcmpestri(vec, Address(str1, 0), 0x0d); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9047 // Need to reload strings pointers if not matched whole vector |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9048 jcc(Assembler::noOverflow, RELOAD_SUBSTR); // OF == 0 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9049 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9050 bind(CHECK_NEXT); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9051 subl(cnt2, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9052 jccb(Assembler::lessEqual, RET_FOUND_LONG); // Found full substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9053 addptr(str1, 16); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9054 addptr(str2, 16); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9055 subl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9056 cmpl(cnt2, 8); // Do not read beyond substring |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9057 jccb(Assembler::greaterEqual, CONT_SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9058 // Back-up strings to avoid reading beyond substring. |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9059 lea(str2, Address(str2, cnt2, Address::times_2, -16)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9060 lea(str1, Address(str1, cnt2, Address::times_2, -16)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9061 subl(cnt1, cnt2); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9062 movl(cnt2, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9063 addl(cnt1, 8); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9064 bind(CONT_SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9065 movdqu(vec, Address(str2, 0)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9066 jmpb(SCAN_SUBSTR); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9067 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9068 bind(RET_FOUND_LONG); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9069 movptr(str1, Address(rsp, wordSize)); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9070 } // non constant |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9071 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9072 bind(RET_FOUND); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9073 // Compute substr offset |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9074 subptr(result, str1); |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9075 shrl(result, 1); // index |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9076 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9077 bind(CLEANUP); |
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9078 pop(rsp); // restore SP |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9079 |
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9080 } // string_indexof |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9081 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9082 // Compare strings. |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9083 void MacroAssembler::string_compare(Register str1, Register str2, |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9084 Register cnt1, Register cnt2, Register result, |
2262 | 9085 XMMRegister vec1) { |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9086 Label LENGTH_DIFF_LABEL, POP_LABEL, DONE_LABEL, WHILE_HEAD_LABEL; |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9087 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9088 // Compute the minimum of the string lengths and the |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9089 // difference of the string lengths (stack). |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9090 // Do the conditional move stuff |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9091 movl(result, cnt1); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9092 subl(cnt1, cnt2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9093 push(cnt1); |
2415
09f96c3ff1ad
7032388: guarantee(VM_Version::supports_cmov()) failed: illegal instruction on i586 after 6919934
twisti
parents:
2404
diff
changeset
|
9094 cmov32(Assembler::lessEqual, cnt2, result); |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9095 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9096 // Is the minimum length zero? |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9097 testl(cnt2, cnt2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9098 jcc(Assembler::zero, LENGTH_DIFF_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9099 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9100 // Load first characters |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9101 load_unsigned_short(result, Address(str1, 0)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9102 load_unsigned_short(cnt1, Address(str2, 0)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9103 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9104 // Compare first characters |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9105 subl(result, cnt1); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9106 jcc(Assembler::notZero, POP_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9107 decrementl(cnt2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9108 jcc(Assembler::zero, LENGTH_DIFF_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9109 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9110 { |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9111 // Check after comparing first character to see if strings are equivalent |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9112 Label LSkip2; |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9113 // Check if the strings start at same location |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9114 cmpptr(str1, str2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9115 jccb(Assembler::notEqual, LSkip2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9116 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9117 // Check if the length difference is zero (from stack) |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9118 cmpl(Address(rsp, 0), 0x0); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9119 jcc(Assembler::equal, LENGTH_DIFF_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9120 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9121 // Strings might not be equivalent |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9122 bind(LSkip2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9123 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9124 |
2262 | 9125 Address::ScaleFactor scale = Address::times_2; |
9126 int stride = 8; | |
9127 | |
9128 // Advance to next element | |
9129 addptr(str1, 16/stride); | |
9130 addptr(str2, 16/stride); | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9131 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9132 if (UseSSE42Intrinsics) { |
2262 | 9133 Label COMPARE_WIDE_VECTORS, VECTOR_NOT_EQUAL, COMPARE_TAIL; |
9134 int pcmpmask = 0x19; | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9135 // Setup to compare 16-byte vectors |
2262 | 9136 movl(result, cnt2); |
9137 andl(cnt2, ~(stride - 1)); // cnt2 holds the vector count | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9138 jccb(Assembler::zero, COMPARE_TAIL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9139 |
2262 | 9140 lea(str1, Address(str1, result, scale)); |
9141 lea(str2, Address(str2, result, scale)); | |
9142 negptr(result); | |
9143 | |
9144 // pcmpestri | |
9145 // inputs: | |
9146 // vec1- substring | |
9147 // rax - negative string length (elements count) | |
9148 // mem - scaned string | |
9149 // rdx - string length (elements count) | |
9150 // pcmpmask - cmp mode: 11000 (string compare with negated result) | |
9151 // + 00 (unsigned bytes) or + 01 (unsigned shorts) | |
9152 // outputs: | |
9153 // rcx - first mismatched element index | |
9154 assert(result == rax && cnt2 == rdx && cnt1 == rcx, "pcmpestri"); | |
9155 | |
9156 bind(COMPARE_WIDE_VECTORS); | |
9157 movdqu(vec1, Address(str1, result, scale)); | |
9158 pcmpestri(vec1, Address(str2, result, scale), pcmpmask); | |
9159 // After pcmpestri cnt1(rcx) contains mismatched element index | |
9160 | |
9161 jccb(Assembler::below, VECTOR_NOT_EQUAL); // CF==1 | |
9162 addptr(result, stride); | |
9163 subptr(cnt2, stride); | |
9164 jccb(Assembler::notZero, COMPARE_WIDE_VECTORS); | |
9165 | |
9166 // compare wide vectors tail | |
9167 testl(result, result); | |
9168 jccb(Assembler::zero, LENGTH_DIFF_LABEL); | |
9169 | |
9170 movl(cnt2, stride); | |
9171 movl(result, stride); | |
9172 negptr(result); | |
9173 movdqu(vec1, Address(str1, result, scale)); | |
9174 pcmpestri(vec1, Address(str2, result, scale), pcmpmask); | |
9175 jccb(Assembler::aboveEqual, LENGTH_DIFF_LABEL); | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9176 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9177 // Mismatched characters in the vectors |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9178 bind(VECTOR_NOT_EQUAL); |
2262 | 9179 addptr(result, cnt1); |
9180 movptr(cnt2, result); | |
9181 load_unsigned_short(result, Address(str1, cnt2, scale)); | |
9182 load_unsigned_short(cnt1, Address(str2, cnt2, scale)); | |
9183 subl(result, cnt1); | |
9184 jmpb(POP_LABEL); | |
9185 | |
9186 bind(COMPARE_TAIL); // limit is zero | |
9187 movl(cnt2, result); | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9188 // Fallthru to tail compare |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9189 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9190 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9191 // Shift str2 and str1 to the end of the arrays, negate min |
2262 | 9192 lea(str1, Address(str1, cnt2, scale, 0)); |
9193 lea(str2, Address(str2, cnt2, scale, 0)); | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9194 negptr(cnt2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9195 |
2262 | 9196 // Compare the rest of the elements |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9197 bind(WHILE_HEAD_LABEL); |
2262 | 9198 load_unsigned_short(result, Address(str1, cnt2, scale, 0)); |
9199 load_unsigned_short(cnt1, Address(str2, cnt2, scale, 0)); | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9200 subl(result, cnt1); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9201 jccb(Assembler::notZero, POP_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9202 increment(cnt2); |
2262 | 9203 jccb(Assembler::notZero, WHILE_HEAD_LABEL); |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9204 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9205 // Strings are equal up to min length. Return the length difference. |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9206 bind(LENGTH_DIFF_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9207 pop(result); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9208 jmpb(DONE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9209 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9210 // Discard the stored length difference |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9211 bind(POP_LABEL); |
2262 | 9212 pop(cnt1); |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9213 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9214 // That's it |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9215 bind(DONE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9216 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9217 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9218 // Compare char[] arrays aligned to 4 bytes or substrings. |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9219 void MacroAssembler::char_arrays_equals(bool is_array_equ, Register ary1, Register ary2, |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9220 Register limit, Register result, Register chr, |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9221 XMMRegister vec1, XMMRegister vec2) { |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9222 Label TRUE_LABEL, FALSE_LABEL, DONE, COMPARE_VECTORS, COMPARE_CHAR; |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9223 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9224 int length_offset = arrayOopDesc::length_offset_in_bytes(); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9225 int base_offset = arrayOopDesc::base_offset_in_bytes(T_CHAR); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9226 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9227 // Check the input args |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9228 cmpptr(ary1, ary2); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9229 jcc(Assembler::equal, TRUE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9230 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9231 if (is_array_equ) { |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9232 // Need additional checks for arrays_equals. |
1016 | 9233 testptr(ary1, ary1); |
9234 jcc(Assembler::zero, FALSE_LABEL); | |
9235 testptr(ary2, ary2); | |
9236 jcc(Assembler::zero, FALSE_LABEL); | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9237 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9238 // Check the lengths |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9239 movl(limit, Address(ary1, length_offset)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9240 cmpl(limit, Address(ary2, length_offset)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9241 jcc(Assembler::notEqual, FALSE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9242 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9243 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9244 // count == 0 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9245 testl(limit, limit); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9246 jcc(Assembler::zero, TRUE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9247 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9248 if (is_array_equ) { |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9249 // Load array address |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9250 lea(ary1, Address(ary1, base_offset)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9251 lea(ary2, Address(ary2, base_offset)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9252 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9253 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9254 shll(limit, 1); // byte count != 0 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9255 movl(result, limit); // copy |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9256 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9257 if (UseSSE42Intrinsics) { |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9258 // With SSE4.2, use double quad vector compare |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9259 Label COMPARE_WIDE_VECTORS, COMPARE_TAIL; |
2262 | 9260 |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9261 // Compare 16-byte vectors |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9262 andl(result, 0x0000000e); // tail count (in bytes) |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9263 andl(limit, 0xfffffff0); // vector count (in bytes) |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9264 jccb(Assembler::zero, COMPARE_TAIL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9265 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9266 lea(ary1, Address(ary1, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9267 lea(ary2, Address(ary2, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9268 negptr(limit); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9269 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9270 bind(COMPARE_WIDE_VECTORS); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9271 movdqu(vec1, Address(ary1, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9272 movdqu(vec2, Address(ary2, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9273 pxor(vec1, vec2); |
2262 | 9274 |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9275 ptest(vec1, vec1); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9276 jccb(Assembler::notZero, FALSE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9277 addptr(limit, 16); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9278 jcc(Assembler::notZero, COMPARE_WIDE_VECTORS); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9279 |
2262 | 9280 testl(result, result); |
9281 jccb(Assembler::zero, TRUE_LABEL); | |
9282 | |
9283 movdqu(vec1, Address(ary1, result, Address::times_1, -16)); | |
9284 movdqu(vec2, Address(ary2, result, Address::times_1, -16)); | |
9285 pxor(vec1, vec2); | |
9286 | |
9287 ptest(vec1, vec1); | |
9288 jccb(Assembler::notZero, FALSE_LABEL); | |
9289 jmpb(TRUE_LABEL); | |
9290 | |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9291 bind(COMPARE_TAIL); // limit is zero |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9292 movl(limit, result); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9293 // Fallthru to tail compare |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9294 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9295 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9296 // Compare 4-byte vectors |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9297 andl(limit, 0xfffffffc); // vector count (in bytes) |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9298 jccb(Assembler::zero, COMPARE_CHAR); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9299 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9300 lea(ary1, Address(ary1, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9301 lea(ary2, Address(ary2, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9302 negptr(limit); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9303 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9304 bind(COMPARE_VECTORS); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9305 movl(chr, Address(ary1, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9306 cmpl(chr, Address(ary2, limit, Address::times_1)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9307 jccb(Assembler::notEqual, FALSE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9308 addptr(limit, 4); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9309 jcc(Assembler::notZero, COMPARE_VECTORS); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9310 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9311 // Compare trailing char (final 2 bytes), if any |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9312 bind(COMPARE_CHAR); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9313 testl(result, 0x2); // tail char |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9314 jccb(Assembler::zero, TRUE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9315 load_unsigned_short(chr, Address(ary1, 0)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9316 load_unsigned_short(limit, Address(ary2, 0)); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9317 cmpl(chr, limit); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9318 jccb(Assembler::notEqual, FALSE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9319 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9320 bind(TRUE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9321 movl(result, 1); // return true |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9322 jmpb(DONE); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9323 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9324 bind(FALSE_LABEL); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9325 xorl(result, result); // return false |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9326 |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9327 // That's it |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9328 bind(DONE); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9329 } |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9330 |
1763 | 9331 #ifdef PRODUCT |
9332 #define BLOCK_COMMENT(str) /* nothing */ | |
9333 #else | |
9334 #define BLOCK_COMMENT(str) block_comment(str) | |
9335 #endif | |
9336 | |
9337 #define BIND(label) bind(label); BLOCK_COMMENT(#label ":") | |
9338 void MacroAssembler::generate_fill(BasicType t, bool aligned, | |
9339 Register to, Register value, Register count, | |
9340 Register rtmp, XMMRegister xtmp) { | |
9341 assert_different_registers(to, value, count, rtmp); | |
9342 Label L_exit, L_skip_align1, L_skip_align2, L_fill_byte; | |
9343 Label L_fill_2_bytes, L_fill_4_bytes; | |
9344 | |
9345 int shift = -1; | |
9346 switch (t) { | |
9347 case T_BYTE: | |
9348 shift = 2; | |
9349 break; | |
9350 case T_SHORT: | |
9351 shift = 1; | |
9352 break; | |
9353 case T_INT: | |
9354 shift = 0; | |
9355 break; | |
9356 default: ShouldNotReachHere(); | |
9357 } | |
9358 | |
9359 if (t == T_BYTE) { | |
9360 andl(value, 0xff); | |
9361 movl(rtmp, value); | |
9362 shll(rtmp, 8); | |
9363 orl(value, rtmp); | |
9364 } | |
9365 if (t == T_SHORT) { | |
9366 andl(value, 0xffff); | |
9367 } | |
9368 if (t == T_BYTE || t == T_SHORT) { | |
9369 movl(rtmp, value); | |
9370 shll(rtmp, 16); | |
9371 orl(value, rtmp); | |
9372 } | |
9373 | |
9374 cmpl(count, 2<<shift); // Short arrays (< 8 bytes) fill by element | |
9375 jcc(Assembler::below, L_fill_4_bytes); // use unsigned cmp | |
9376 if (!UseUnalignedLoadStores && !aligned && (t == T_BYTE || t == T_SHORT)) { | |
9377 // align source address at 4 bytes address boundary | |
9378 if (t == T_BYTE) { | |
9379 // One byte misalignment happens only for byte arrays | |
9380 testptr(to, 1); | |
9381 jccb(Assembler::zero, L_skip_align1); | |
9382 movb(Address(to, 0), value); | |
9383 increment(to); | |
9384 decrement(count); | |
9385 BIND(L_skip_align1); | |
9386 } | |
9387 // Two bytes misalignment happens only for byte and short (char) arrays | |
9388 testptr(to, 2); | |
9389 jccb(Assembler::zero, L_skip_align2); | |
9390 movw(Address(to, 0), value); | |
9391 addptr(to, 2); | |
9392 subl(count, 1<<(shift-1)); | |
9393 BIND(L_skip_align2); | |
9394 } | |
9395 if (UseSSE < 2) { | |
9396 Label L_fill_32_bytes_loop, L_check_fill_8_bytes, L_fill_8_bytes_loop, L_fill_8_bytes; | |
9397 // Fill 32-byte chunks | |
9398 subl(count, 8 << shift); | |
9399 jcc(Assembler::less, L_check_fill_8_bytes); | |
9400 align(16); | |
9401 | |
9402 BIND(L_fill_32_bytes_loop); | |
9403 | |
9404 for (int i = 0; i < 32; i += 4) { | |
9405 movl(Address(to, i), value); | |
9406 } | |
9407 | |
9408 addptr(to, 32); | |
9409 subl(count, 8 << shift); | |
9410 jcc(Assembler::greaterEqual, L_fill_32_bytes_loop); | |
9411 BIND(L_check_fill_8_bytes); | |
9412 addl(count, 8 << shift); | |
9413 jccb(Assembler::zero, L_exit); | |
9414 jmpb(L_fill_8_bytes); | |
9415 | |
9416 // | |
9417 // length is too short, just fill qwords | |
9418 // | |
9419 BIND(L_fill_8_bytes_loop); | |
9420 movl(Address(to, 0), value); | |
9421 movl(Address(to, 4), value); | |
9422 addptr(to, 8); | |
9423 BIND(L_fill_8_bytes); | |
9424 subl(count, 1 << (shift + 1)); | |
9425 jcc(Assembler::greaterEqual, L_fill_8_bytes_loop); | |
9426 // fall through to fill 4 bytes | |
9427 } else { | |
9428 Label L_fill_32_bytes; | |
9429 if (!UseUnalignedLoadStores) { | |
9430 // align to 8 bytes, we know we are 4 byte aligned to start | |
9431 testptr(to, 4); | |
9432 jccb(Assembler::zero, L_fill_32_bytes); | |
9433 movl(Address(to, 0), value); | |
9434 addptr(to, 4); | |
9435 subl(count, 1<<shift); | |
9436 } | |
9437 BIND(L_fill_32_bytes); | |
9438 { | |
9439 assert( UseSSE >= 2, "supported cpu only" ); | |
9440 Label L_fill_32_bytes_loop, L_check_fill_8_bytes, L_fill_8_bytes_loop, L_fill_8_bytes; | |
9441 // Fill 32-byte chunks | |
9442 movdl(xtmp, value); | |
9443 pshufd(xtmp, xtmp, 0); | |
9444 | |
9445 subl(count, 8 << shift); | |
9446 jcc(Assembler::less, L_check_fill_8_bytes); | |
9447 align(16); | |
9448 | |
9449 BIND(L_fill_32_bytes_loop); | |
9450 | |
9451 if (UseUnalignedLoadStores) { | |
9452 movdqu(Address(to, 0), xtmp); | |
9453 movdqu(Address(to, 16), xtmp); | |
9454 } else { | |
9455 movq(Address(to, 0), xtmp); | |
9456 movq(Address(to, 8), xtmp); | |
9457 movq(Address(to, 16), xtmp); | |
9458 movq(Address(to, 24), xtmp); | |
9459 } | |
9460 | |
9461 addptr(to, 32); | |
9462 subl(count, 8 << shift); | |
9463 jcc(Assembler::greaterEqual, L_fill_32_bytes_loop); | |
9464 BIND(L_check_fill_8_bytes); | |
9465 addl(count, 8 << shift); | |
9466 jccb(Assembler::zero, L_exit); | |
9467 jmpb(L_fill_8_bytes); | |
9468 | |
9469 // | |
9470 // length is too short, just fill qwords | |
9471 // | |
9472 BIND(L_fill_8_bytes_loop); | |
9473 movq(Address(to, 0), xtmp); | |
9474 addptr(to, 8); | |
9475 BIND(L_fill_8_bytes); | |
9476 subl(count, 1 << (shift + 1)); | |
9477 jcc(Assembler::greaterEqual, L_fill_8_bytes_loop); | |
9478 } | |
9479 } | |
9480 // fill trailing 4 bytes | |
9481 BIND(L_fill_4_bytes); | |
9482 testl(count, 1<<shift); | |
9483 jccb(Assembler::zero, L_fill_2_bytes); | |
9484 movl(Address(to, 0), value); | |
9485 if (t == T_BYTE || t == T_SHORT) { | |
9486 addptr(to, 4); | |
9487 BIND(L_fill_2_bytes); | |
9488 // fill trailing 2 bytes | |
9489 testl(count, 1<<(shift-1)); | |
9490 jccb(Assembler::zero, L_fill_byte); | |
9491 movw(Address(to, 0), value); | |
9492 if (t == T_BYTE) { | |
9493 addptr(to, 2); | |
9494 BIND(L_fill_byte); | |
9495 // fill trailing byte | |
9496 testl(count, 1); | |
9497 jccb(Assembler::zero, L_exit); | |
9498 movb(Address(to, 0), value); | |
9499 } else { | |
9500 BIND(L_fill_byte); | |
9501 } | |
9502 } else { | |
9503 BIND(L_fill_2_bytes); | |
9504 } | |
9505 BIND(L_exit); | |
9506 } | |
9507 #undef BIND | |
9508 #undef BLOCK_COMMENT | |
9509 | |
9510 | |
0 | 9511 Assembler::Condition MacroAssembler::negate_condition(Assembler::Condition cond) { |
9512 switch (cond) { | |
9513 // Note some conditions are synonyms for others | |
9514 case Assembler::zero: return Assembler::notZero; | |
9515 case Assembler::notZero: return Assembler::zero; | |
9516 case Assembler::less: return Assembler::greaterEqual; | |
9517 case Assembler::lessEqual: return Assembler::greater; | |
9518 case Assembler::greater: return Assembler::lessEqual; | |
9519 case Assembler::greaterEqual: return Assembler::less; | |
9520 case Assembler::below: return Assembler::aboveEqual; | |
9521 case Assembler::belowEqual: return Assembler::above; | |
9522 case Assembler::above: return Assembler::belowEqual; | |
9523 case Assembler::aboveEqual: return Assembler::below; | |
9524 case Assembler::overflow: return Assembler::noOverflow; | |
9525 case Assembler::noOverflow: return Assembler::overflow; | |
9526 case Assembler::negative: return Assembler::positive; | |
9527 case Assembler::positive: return Assembler::negative; | |
9528 case Assembler::parity: return Assembler::noParity; | |
9529 case Assembler::noParity: return Assembler::parity; | |
9530 } | |
9531 ShouldNotReachHere(); return Assembler::overflow; | |
9532 } | |
9533 | |
9534 SkipIfEqual::SkipIfEqual( | |
9535 MacroAssembler* masm, const bool* flag_addr, bool value) { | |
9536 _masm = masm; | |
9537 _masm->cmp8(ExternalAddress((address)flag_addr), value); | |
9538 _masm->jcc(Assembler::equal, _label); | |
9539 } | |
9540 | |
9541 SkipIfEqual::~SkipIfEqual() { | |
9542 _masm->bind(_label); | |
9543 } |