Mercurial > hg > truffle
annotate src/cpu/x86/vm/assembler_x86.cpp @ 2357:8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
Summary: package and class renaming only; delete unused methods and classes
Reviewed-by: twisti
| author | jrose |
|---|---|
| date | Fri, 11 Mar 2011 22:34:57 -0800 |
| parents | 41d4973cf100 |
| children | b40d4fa697bf e1162778c1c8 |
| rev | line source |
|---|---|
| 0 | 1 /* |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2 * Copyright (c) 1997, 2011, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1513
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1513
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1513
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #include "precompiled.hpp" |
| 26 #include "assembler_x86.inline.hpp" | |
| 27 #include "gc_interface/collectedHeap.inline.hpp" | |
| 28 #include "interpreter/interpreter.hpp" | |
| 29 #include "memory/cardTableModRefBS.hpp" | |
| 30 #include "memory/resourceArea.hpp" | |
| 31 #include "prims/methodHandles.hpp" | |
| 32 #include "runtime/biasedLocking.hpp" | |
| 33 #include "runtime/interfaceSupport.hpp" | |
| 34 #include "runtime/objectMonitor.hpp" | |
| 35 #include "runtime/os.hpp" | |
| 36 #include "runtime/sharedRuntime.hpp" | |
| 37 #include "runtime/stubRoutines.hpp" | |
| 38 #ifndef SERIALGC | |
| 39 #include "gc_implementation/g1/g1CollectedHeap.inline.hpp" | |
| 40 #include "gc_implementation/g1/g1SATBCardTableModRefBS.hpp" | |
| 41 #include "gc_implementation/g1/heapRegion.hpp" | |
| 42 #endif | |
| 0 | 43 |
| 44 // Implementation of AddressLiteral | |
| 45 | |
| 46 AddressLiteral::AddressLiteral(address target, relocInfo::relocType rtype) { | |
| 47 _is_lval = false; | |
| 48 _target = target; | |
| 49 switch (rtype) { | |
| 50 case relocInfo::oop_type: | |
| 51 // Oops are a special case. Normally they would be their own section | |
| 52 // but in cases like icBuffer they are literals in the code stream that | |
| 53 // we don't have a section for. We use none so that we get a literal address | |
| 54 // which is always patchable. | |
| 55 break; | |
| 56 case relocInfo::external_word_type: | |
| 57 _rspec = external_word_Relocation::spec(target); | |
| 58 break; | |
| 59 case relocInfo::internal_word_type: | |
| 60 _rspec = internal_word_Relocation::spec(target); | |
| 61 break; | |
| 62 case relocInfo::opt_virtual_call_type: | |
| 63 _rspec = opt_virtual_call_Relocation::spec(); | |
| 64 break; | |
| 65 case relocInfo::static_call_type: | |
| 66 _rspec = static_call_Relocation::spec(); | |
| 67 break; | |
| 68 case relocInfo::runtime_call_type: | |
| 69 _rspec = runtime_call_Relocation::spec(); | |
| 70 break; | |
| 71 case relocInfo::poll_type: | |
| 72 case relocInfo::poll_return_type: | |
| 73 _rspec = Relocation::spec_simple(rtype); | |
| 74 break; | |
| 75 case relocInfo::none: | |
| 76 break; | |
| 77 default: | |
| 78 ShouldNotReachHere(); | |
| 79 break; | |
| 80 } | |
| 81 } | |
| 82 | |
| 83 // Implementation of Address | |
| 84 | |
| 304 | 85 #ifdef _LP64 |
| 86 | |
| 0 | 87 Address Address::make_array(ArrayAddress adr) { |
| 88 // Not implementable on 64bit machines | |
| 89 // Should have been handled higher up the call chain. | |
| 90 ShouldNotReachHere(); | |
| 304 | 91 return Address(); |
| 92 } | |
| 93 | |
| 94 // exceedingly dangerous constructor | |
| 95 Address::Address(int disp, address loc, relocInfo::relocType rtype) { | |
| 96 _base = noreg; | |
| 97 _index = noreg; | |
| 98 _scale = no_scale; | |
| 99 _disp = disp; | |
| 100 switch (rtype) { | |
| 101 case relocInfo::external_word_type: | |
| 102 _rspec = external_word_Relocation::spec(loc); | |
| 103 break; | |
| 104 case relocInfo::internal_word_type: | |
| 105 _rspec = internal_word_Relocation::spec(loc); | |
| 106 break; | |
| 107 case relocInfo::runtime_call_type: | |
| 108 // HMM | |
| 109 _rspec = runtime_call_Relocation::spec(); | |
| 110 break; | |
| 111 case relocInfo::poll_type: | |
| 112 case relocInfo::poll_return_type: | |
| 113 _rspec = Relocation::spec_simple(rtype); | |
| 114 break; | |
| 115 case relocInfo::none: | |
| 116 break; | |
| 117 default: | |
| 118 ShouldNotReachHere(); | |
| 119 } | |
| 120 } | |
| 121 #else // LP64 | |
| 122 | |
| 123 Address Address::make_array(ArrayAddress adr) { | |
| 0 | 124 AddressLiteral base = adr.base(); |
| 125 Address index = adr.index(); | |
| 126 assert(index._disp == 0, "must not have disp"); // maybe it can? | |
| 127 Address array(index._base, index._index, index._scale, (intptr_t) base.target()); | |
| 128 array._rspec = base._rspec; | |
| 129 return array; | |
| 304 | 130 } |
| 0 | 131 |
| 132 // exceedingly dangerous constructor | |
| 133 Address::Address(address loc, RelocationHolder spec) { | |
| 134 _base = noreg; | |
| 135 _index = noreg; | |
| 136 _scale = no_scale; | |
| 137 _disp = (intptr_t) loc; | |
| 138 _rspec = spec; | |
| 139 } | |
| 304 | 140 |
| 0 | 141 #endif // _LP64 |
| 142 | |
| 304 | 143 |
| 144 | |
| 0 | 145 // Convert the raw encoding form into the form expected by the constructor for |
| 146 // Address. An index of 4 (rsp) corresponds to having no index, so convert | |
| 147 // that to noreg for the Address constructor. | |
| 624 | 148 Address Address::make_raw(int base, int index, int scale, int disp, bool disp_is_oop) { |
| 149 RelocationHolder rspec; | |
| 150 if (disp_is_oop) { | |
| 151 rspec = Relocation::spec_simple(relocInfo::oop_type); | |
| 152 } | |
| 0 | 153 bool valid_index = index != rsp->encoding(); |
| 154 if (valid_index) { | |
| 155 Address madr(as_Register(base), as_Register(index), (Address::ScaleFactor)scale, in_ByteSize(disp)); | |
| 624 | 156 madr._rspec = rspec; |
| 0 | 157 return madr; |
| 158 } else { | |
| 159 Address madr(as_Register(base), noreg, Address::no_scale, in_ByteSize(disp)); | |
| 624 | 160 madr._rspec = rspec; |
| 0 | 161 return madr; |
| 162 } | |
| 163 } | |
| 164 | |
| 165 // Implementation of Assembler | |
| 166 | |
| 167 int AbstractAssembler::code_fill_byte() { | |
| 168 return (u_char)'\xF4'; // hlt | |
| 169 } | |
| 170 | |
| 171 // make this go away someday | |
| 172 void Assembler::emit_data(jint data, relocInfo::relocType rtype, int format) { | |
| 173 if (rtype == relocInfo::none) | |
| 174 emit_long(data); | |
| 175 else emit_data(data, Relocation::spec_simple(rtype), format); | |
| 176 } | |
| 177 | |
| 178 void Assembler::emit_data(jint data, RelocationHolder const& rspec, int format) { | |
| 304 | 179 assert(imm_operand == 0, "default format must be immediate in this file"); |
| 0 | 180 assert(inst_mark() != NULL, "must be inside InstructionMark"); |
| 181 if (rspec.type() != relocInfo::none) { | |
| 182 #ifdef ASSERT | |
| 183 check_relocation(rspec, format); | |
| 184 #endif | |
| 185 // Do not use AbstractAssembler::relocate, which is not intended for | |
| 186 // embedded words. Instead, relocate to the enclosing instruction. | |
| 187 | |
| 188 // hack. call32 is too wide for mask so use disp32 | |
| 189 if (format == call32_operand) | |
| 190 code_section()->relocate(inst_mark(), rspec, disp32_operand); | |
| 191 else | |
| 192 code_section()->relocate(inst_mark(), rspec, format); | |
| 193 } | |
| 194 emit_long(data); | |
| 195 } | |
| 196 | |
| 304 | 197 static int encode(Register r) { |
| 198 int enc = r->encoding(); | |
| 199 if (enc >= 8) { | |
| 200 enc -= 8; | |
| 201 } | |
| 202 return enc; | |
| 203 } | |
| 204 | |
| 205 static int encode(XMMRegister r) { | |
| 206 int enc = r->encoding(); | |
| 207 if (enc >= 8) { | |
| 208 enc -= 8; | |
| 209 } | |
| 210 return enc; | |
| 211 } | |
| 0 | 212 |
| 213 void Assembler::emit_arith_b(int op1, int op2, Register dst, int imm8) { | |
| 214 assert(dst->has_byte_register(), "must have byte register"); | |
| 215 assert(isByte(op1) && isByte(op2), "wrong opcode"); | |
| 216 assert(isByte(imm8), "not a byte"); | |
| 217 assert((op1 & 0x01) == 0, "should be 8bit operation"); | |
| 218 emit_byte(op1); | |
| 304 | 219 emit_byte(op2 | encode(dst)); |
| 0 | 220 emit_byte(imm8); |
| 221 } | |
| 222 | |
| 223 | |
| 304 | 224 void Assembler::emit_arith(int op1, int op2, Register dst, int32_t imm32) { |
| 0 | 225 assert(isByte(op1) && isByte(op2), "wrong opcode"); |
| 226 assert((op1 & 0x01) == 1, "should be 32bit operation"); | |
| 227 assert((op1 & 0x02) == 0, "sign-extension bit should not be set"); | |
| 228 if (is8bit(imm32)) { | |
| 229 emit_byte(op1 | 0x02); // set sign bit | |
| 304 | 230 emit_byte(op2 | encode(dst)); |
| 0 | 231 emit_byte(imm32 & 0xFF); |
| 232 } else { | |
| 233 emit_byte(op1); | |
| 304 | 234 emit_byte(op2 | encode(dst)); |
| 0 | 235 emit_long(imm32); |
| 236 } | |
| 237 } | |
| 238 | |
| 239 // immediate-to-memory forms | |
| 304 | 240 void Assembler::emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32) { |
| 0 | 241 assert((op1 & 0x01) == 1, "should be 32bit operation"); |
| 242 assert((op1 & 0x02) == 0, "sign-extension bit should not be set"); | |
| 243 if (is8bit(imm32)) { | |
| 244 emit_byte(op1 | 0x02); // set sign bit | |
| 304 | 245 emit_operand(rm, adr, 1); |
| 0 | 246 emit_byte(imm32 & 0xFF); |
| 247 } else { | |
| 248 emit_byte(op1); | |
| 304 | 249 emit_operand(rm, adr, 4); |
| 0 | 250 emit_long(imm32); |
| 251 } | |
| 252 } | |
| 253 | |
| 254 void Assembler::emit_arith(int op1, int op2, Register dst, jobject obj) { | |
| 304 | 255 LP64_ONLY(ShouldNotReachHere()); |
| 0 | 256 assert(isByte(op1) && isByte(op2), "wrong opcode"); |
| 257 assert((op1 & 0x01) == 1, "should be 32bit operation"); | |
| 258 assert((op1 & 0x02) == 0, "sign-extension bit should not be set"); | |
| 259 InstructionMark im(this); | |
| 260 emit_byte(op1); | |
| 304 | 261 emit_byte(op2 | encode(dst)); |
| 262 emit_data((intptr_t)obj, relocInfo::oop_type, 0); | |
| 0 | 263 } |
| 264 | |
| 265 | |
| 266 void Assembler::emit_arith(int op1, int op2, Register dst, Register src) { | |
| 267 assert(isByte(op1) && isByte(op2), "wrong opcode"); | |
| 268 emit_byte(op1); | |
| 304 | 269 emit_byte(op2 | encode(dst) << 3 | encode(src)); |
| 270 } | |
| 271 | |
| 272 | |
| 273 void Assembler::emit_operand(Register reg, Register base, Register index, | |
| 274 Address::ScaleFactor scale, int disp, | |
| 275 RelocationHolder const& rspec, | |
| 276 int rip_relative_correction) { | |
| 0 | 277 relocInfo::relocType rtype = (relocInfo::relocType) rspec.type(); |
| 304 | 278 |
| 279 // Encode the registers as needed in the fields they are used in | |
| 280 | |
| 281 int regenc = encode(reg) << 3; | |
| 282 int indexenc = index->is_valid() ? encode(index) << 3 : 0; | |
| 283 int baseenc = base->is_valid() ? encode(base) : 0; | |
| 284 | |
| 0 | 285 if (base->is_valid()) { |
| 286 if (index->is_valid()) { | |
| 287 assert(scale != Address::no_scale, "inconsistent address"); | |
| 288 // [base + index*scale + disp] | |
| 304 | 289 if (disp == 0 && rtype == relocInfo::none && |
| 290 base != rbp LP64_ONLY(&& base != r13)) { | |
| 0 | 291 // [base + index*scale] |
| 292 // [00 reg 100][ss index base] | |
| 293 assert(index != rsp, "illegal addressing mode"); | |
| 304 | 294 emit_byte(0x04 | regenc); |
| 295 emit_byte(scale << 6 | indexenc | baseenc); | |
| 0 | 296 } else if (is8bit(disp) && rtype == relocInfo::none) { |
| 297 // [base + index*scale + imm8] | |
| 298 // [01 reg 100][ss index base] imm8 | |
| 299 assert(index != rsp, "illegal addressing mode"); | |
| 304 | 300 emit_byte(0x44 | regenc); |
| 301 emit_byte(scale << 6 | indexenc | baseenc); | |
| 0 | 302 emit_byte(disp & 0xFF); |
| 303 } else { | |
| 304 | 304 // [base + index*scale + disp32] |
| 305 // [10 reg 100][ss index base] disp32 | |
| 0 | 306 assert(index != rsp, "illegal addressing mode"); |
| 304 | 307 emit_byte(0x84 | regenc); |
| 308 emit_byte(scale << 6 | indexenc | baseenc); | |
| 0 | 309 emit_data(disp, rspec, disp32_operand); |
| 310 } | |
| 304 | 311 } else if (base == rsp LP64_ONLY(|| base == r12)) { |
| 312 // [rsp + disp] | |
| 0 | 313 if (disp == 0 && rtype == relocInfo::none) { |
| 304 | 314 // [rsp] |
| 0 | 315 // [00 reg 100][00 100 100] |
| 304 | 316 emit_byte(0x04 | regenc); |
| 0 | 317 emit_byte(0x24); |
| 318 } else if (is8bit(disp) && rtype == relocInfo::none) { | |
| 304 | 319 // [rsp + imm8] |
| 320 // [01 reg 100][00 100 100] disp8 | |
| 321 emit_byte(0x44 | regenc); | |
| 0 | 322 emit_byte(0x24); |
| 323 emit_byte(disp & 0xFF); | |
| 324 } else { | |
| 304 | 325 // [rsp + imm32] |
| 326 // [10 reg 100][00 100 100] disp32 | |
| 327 emit_byte(0x84 | regenc); | |
| 0 | 328 emit_byte(0x24); |
| 329 emit_data(disp, rspec, disp32_operand); | |
| 330 } | |
| 331 } else { | |
| 332 // [base + disp] | |
| 304 | 333 assert(base != rsp LP64_ONLY(&& base != r12), "illegal addressing mode"); |
| 334 if (disp == 0 && rtype == relocInfo::none && | |
| 335 base != rbp LP64_ONLY(&& base != r13)) { | |
| 0 | 336 // [base] |
| 337 // [00 reg base] | |
| 304 | 338 emit_byte(0x00 | regenc | baseenc); |
| 0 | 339 } else if (is8bit(disp) && rtype == relocInfo::none) { |
| 304 | 340 // [base + disp8] |
| 341 // [01 reg base] disp8 | |
| 342 emit_byte(0x40 | regenc | baseenc); | |
| 0 | 343 emit_byte(disp & 0xFF); |
| 344 } else { | |
| 304 | 345 // [base + disp32] |
| 346 // [10 reg base] disp32 | |
| 347 emit_byte(0x80 | regenc | baseenc); | |
| 0 | 348 emit_data(disp, rspec, disp32_operand); |
| 349 } | |
| 350 } | |
| 351 } else { | |
| 352 if (index->is_valid()) { | |
| 353 assert(scale != Address::no_scale, "inconsistent address"); | |
| 354 // [index*scale + disp] | |
| 304 | 355 // [00 reg 100][ss index 101] disp32 |
| 0 | 356 assert(index != rsp, "illegal addressing mode"); |
| 304 | 357 emit_byte(0x04 | regenc); |
| 358 emit_byte(scale << 6 | indexenc | 0x05); | |
| 0 | 359 emit_data(disp, rspec, disp32_operand); |
| 304 | 360 } else if (rtype != relocInfo::none ) { |
| 361 // [disp] (64bit) RIP-RELATIVE (32bit) abs | |
| 362 // [00 000 101] disp32 | |
| 363 | |
| 364 emit_byte(0x05 | regenc); | |
| 365 // Note that the RIP-rel. correction applies to the generated | |
| 366 // disp field, but _not_ to the target address in the rspec. | |
| 367 | |
| 368 // disp was created by converting the target address minus the pc | |
| 369 // at the start of the instruction. That needs more correction here. | |
| 370 // intptr_t disp = target - next_ip; | |
| 371 assert(inst_mark() != NULL, "must be inside InstructionMark"); | |
| 372 address next_ip = pc() + sizeof(int32_t) + rip_relative_correction; | |
| 373 int64_t adjusted = disp; | |
| 374 // Do rip-rel adjustment for 64bit | |
| 375 LP64_ONLY(adjusted -= (next_ip - inst_mark())); | |
| 376 assert(is_simm32(adjusted), | |
| 377 "must be 32bit offset (RIP relative address)"); | |
| 378 emit_data((int32_t) adjusted, rspec, disp32_operand); | |
| 379 | |
| 0 | 380 } else { |
| 304 | 381 // 32bit never did this, did everything as the rip-rel/disp code above |
| 382 // [disp] ABSOLUTE | |
| 383 // [00 reg 100][00 100 101] disp32 | |
| 384 emit_byte(0x04 | regenc); | |
| 385 emit_byte(0x25); | |
| 0 | 386 emit_data(disp, rspec, disp32_operand); |
| 387 } | |
| 388 } | |
| 389 } | |
| 390 | |
| 304 | 391 void Assembler::emit_operand(XMMRegister reg, Register base, Register index, |
| 392 Address::ScaleFactor scale, int disp, | |
| 393 RelocationHolder const& rspec) { | |
| 394 emit_operand((Register)reg, base, index, scale, disp, rspec); | |
| 395 } | |
| 396 | |
| 0 | 397 // Secret local extension to Assembler::WhichOperand: |
| 398 #define end_pc_operand (_WhichOperand_limit) | |
| 399 | |
| 400 address Assembler::locate_operand(address inst, WhichOperand which) { | |
| 401 // Decode the given instruction, and return the address of | |
| 402 // an embedded 32-bit operand word. | |
| 403 | |
| 404 // If "which" is disp32_operand, selects the displacement portion | |
| 405 // of an effective address specifier. | |
| 304 | 406 // If "which" is imm64_operand, selects the trailing immediate constant. |
| 0 | 407 // If "which" is call32_operand, selects the displacement of a call or jump. |
| 408 // Caller is responsible for ensuring that there is such an operand, | |
| 304 | 409 // and that it is 32/64 bits wide. |
| 0 | 410 |
| 411 // If "which" is end_pc_operand, find the end of the instruction. | |
| 412 | |
| 413 address ip = inst; | |
| 304 | 414 bool is_64bit = false; |
| 415 | |
| 416 debug_only(bool has_disp32 = false); | |
| 417 int tail_size = 0; // other random bytes (#32, #16, etc.) at end of insn | |
| 418 | |
| 419 again_after_prefix: | |
| 0 | 420 switch (0xFF & *ip++) { |
| 421 | |
| 422 // These convenience macros generate groups of "case" labels for the switch. | |
| 304 | 423 #define REP4(x) (x)+0: case (x)+1: case (x)+2: case (x)+3 |
| 424 #define REP8(x) (x)+0: case (x)+1: case (x)+2: case (x)+3: \ | |
| 0 | 425 case (x)+4: case (x)+5: case (x)+6: case (x)+7 |
| 304 | 426 #define REP16(x) REP8((x)+0): \ |
| 0 | 427 case REP8((x)+8) |
| 428 | |
| 429 case CS_segment: | |
| 430 case SS_segment: | |
| 431 case DS_segment: | |
| 432 case ES_segment: | |
| 433 case FS_segment: | |
| 434 case GS_segment: | |
| 304 | 435 // Seems dubious |
| 436 LP64_ONLY(assert(false, "shouldn't have that prefix")); | |
| 0 | 437 assert(ip == inst+1, "only one prefix allowed"); |
| 438 goto again_after_prefix; | |
| 439 | |
| 304 | 440 case 0x67: |
| 441 case REX: | |
| 442 case REX_B: | |
| 443 case REX_X: | |
| 444 case REX_XB: | |
| 445 case REX_R: | |
| 446 case REX_RB: | |
| 447 case REX_RX: | |
| 448 case REX_RXB: | |
| 449 NOT_LP64(assert(false, "64bit prefixes")); | |
| 450 goto again_after_prefix; | |
| 451 | |
| 452 case REX_W: | |
| 453 case REX_WB: | |
| 454 case REX_WX: | |
| 455 case REX_WXB: | |
| 456 case REX_WR: | |
| 457 case REX_WRB: | |
| 458 case REX_WRX: | |
| 459 case REX_WRXB: | |
| 460 NOT_LP64(assert(false, "64bit prefixes")); | |
| 461 is_64bit = true; | |
| 462 goto again_after_prefix; | |
| 463 | |
| 464 case 0xFF: // pushq a; decl a; incl a; call a; jmp a | |
| 0 | 465 case 0x88: // movb a, r |
| 466 case 0x89: // movl a, r | |
| 467 case 0x8A: // movb r, a | |
| 468 case 0x8B: // movl r, a | |
| 469 case 0x8F: // popl a | |
| 304 | 470 debug_only(has_disp32 = true); |
| 0 | 471 break; |
| 472 | |
| 304 | 473 case 0x68: // pushq #32 |
| 474 if (which == end_pc_operand) { | |
| 475 return ip + 4; | |
| 476 } | |
| 477 assert(which == imm_operand && !is_64bit, "pushl has no disp32 or 64bit immediate"); | |
| 0 | 478 return ip; // not produced by emit_operand |
| 479 | |
| 480 case 0x66: // movw ... (size prefix) | |
| 304 | 481 again_after_size_prefix2: |
| 0 | 482 switch (0xFF & *ip++) { |
| 304 | 483 case REX: |
| 484 case REX_B: | |
| 485 case REX_X: | |
| 486 case REX_XB: | |
| 487 case REX_R: | |
| 488 case REX_RB: | |
| 489 case REX_RX: | |
| 490 case REX_RXB: | |
| 491 case REX_W: | |
| 492 case REX_WB: | |
| 493 case REX_WX: | |
| 494 case REX_WXB: | |
| 495 case REX_WR: | |
| 496 case REX_WRB: | |
| 497 case REX_WRX: | |
| 498 case REX_WRXB: | |
| 499 NOT_LP64(assert(false, "64bit prefix found")); | |
| 500 goto again_after_size_prefix2; | |
| 0 | 501 case 0x8B: // movw r, a |
| 502 case 0x89: // movw a, r | |
| 304 | 503 debug_only(has_disp32 = true); |
| 0 | 504 break; |
| 505 case 0xC7: // movw a, #16 | |
| 304 | 506 debug_only(has_disp32 = true); |
| 0 | 507 tail_size = 2; // the imm16 |
| 508 break; | |
| 509 case 0x0F: // several SSE/SSE2 variants | |
| 510 ip--; // reparse the 0x0F | |
| 511 goto again_after_prefix; | |
| 512 default: | |
| 513 ShouldNotReachHere(); | |
| 514 } | |
| 515 break; | |
| 516 | |
| 304 | 517 case REP8(0xB8): // movl/q r, #32/#64(oop?) |
| 518 if (which == end_pc_operand) return ip + (is_64bit ? 8 : 4); | |
| 519 // these asserts are somewhat nonsensical | |
| 520 #ifndef _LP64 | |
| 521 assert(which == imm_operand || which == disp32_operand, ""); | |
| 522 #else | |
| 523 assert((which == call32_operand || which == imm_operand) && is_64bit || | |
| 524 which == narrow_oop_operand && !is_64bit, ""); | |
| 525 #endif // _LP64 | |
| 0 | 526 return ip; |
| 527 | |
| 528 case 0x69: // imul r, a, #32 | |
| 529 case 0xC7: // movl a, #32(oop?) | |
| 530 tail_size = 4; | |
| 304 | 531 debug_only(has_disp32 = true); // has both kinds of operands! |
| 0 | 532 break; |
| 533 | |
| 534 case 0x0F: // movx..., etc. | |
| 535 switch (0xFF & *ip++) { | |
| 536 case 0x12: // movlps | |
| 537 case 0x28: // movaps | |
| 538 case 0x2E: // ucomiss | |
| 539 case 0x2F: // comiss | |
| 540 case 0x54: // andps | |
| 541 case 0x55: // andnps | |
| 542 case 0x56: // orps | |
| 543 case 0x57: // xorps | |
| 544 case 0x6E: // movd | |
| 545 case 0x7E: // movd | |
| 546 case 0xAE: // ldmxcsr a | |
| 304 | 547 // 64bit side says it these have both operands but that doesn't |
| 548 // appear to be true | |
| 549 debug_only(has_disp32 = true); | |
| 0 | 550 break; |
| 551 | |
| 552 case 0xAD: // shrd r, a, %cl | |
| 553 case 0xAF: // imul r, a | |
| 304 | 554 case 0xBE: // movsbl r, a (movsxb) |
| 555 case 0xBF: // movswl r, a (movsxw) | |
| 556 case 0xB6: // movzbl r, a (movzxb) | |
| 557 case 0xB7: // movzwl r, a (movzxw) | |
| 0 | 558 case REP16(0x40): // cmovl cc, r, a |
| 559 case 0xB0: // cmpxchgb | |
| 560 case 0xB1: // cmpxchg | |
| 561 case 0xC1: // xaddl | |
| 562 case 0xC7: // cmpxchg8 | |
| 563 case REP16(0x90): // setcc a | |
| 304 | 564 debug_only(has_disp32 = true); |
| 0 | 565 // fall out of the switch to decode the address |
| 566 break; | |
| 304 | 567 |
| 0 | 568 case 0xAC: // shrd r, a, #8 |
| 304 | 569 debug_only(has_disp32 = true); |
| 0 | 570 tail_size = 1; // the imm8 |
| 571 break; | |
| 304 | 572 |
| 0 | 573 case REP16(0x80): // jcc rdisp32 |
| 574 if (which == end_pc_operand) return ip + 4; | |
| 304 | 575 assert(which == call32_operand, "jcc has no disp32 or imm"); |
| 0 | 576 return ip; |
| 577 default: | |
| 578 ShouldNotReachHere(); | |
| 579 } | |
| 580 break; | |
| 581 | |
| 582 case 0x81: // addl a, #32; addl r, #32 | |
| 583 // also: orl, adcl, sbbl, andl, subl, xorl, cmpl | |
| 304 | 584 // on 32bit in the case of cmpl, the imm might be an oop |
| 0 | 585 tail_size = 4; |
| 304 | 586 debug_only(has_disp32 = true); // has both kinds of operands! |
| 0 | 587 break; |
| 588 | |
| 589 case 0x83: // addl a, #8; addl r, #8 | |
| 590 // also: orl, adcl, sbbl, andl, subl, xorl, cmpl | |
| 304 | 591 debug_only(has_disp32 = true); // has both kinds of operands! |
| 0 | 592 tail_size = 1; |
| 593 break; | |
| 594 | |
| 595 case 0x9B: | |
| 596 switch (0xFF & *ip++) { | |
| 597 case 0xD9: // fnstcw a | |
| 304 | 598 debug_only(has_disp32 = true); |
| 0 | 599 break; |
| 600 default: | |
| 601 ShouldNotReachHere(); | |
| 602 } | |
| 603 break; | |
| 604 | |
| 605 case REP4(0x00): // addb a, r; addl a, r; addb r, a; addl r, a | |
| 606 case REP4(0x10): // adc... | |
| 607 case REP4(0x20): // and... | |
| 608 case REP4(0x30): // xor... | |
| 609 case REP4(0x08): // or... | |
| 610 case REP4(0x18): // sbb... | |
| 611 case REP4(0x28): // sub... | |
| 304 | 612 case 0xF7: // mull a |
| 613 case 0x8D: // lea r, a | |
| 614 case 0x87: // xchg r, a | |
| 0 | 615 case REP4(0x38): // cmp... |
| 304 | 616 case 0x85: // test r, a |
| 617 debug_only(has_disp32 = true); // has both kinds of operands! | |
| 0 | 618 break; |
| 619 | |
| 620 case 0xC1: // sal a, #8; sar a, #8; shl a, #8; shr a, #8 | |
| 621 case 0xC6: // movb a, #8 | |
| 622 case 0x80: // cmpb a, #8 | |
| 623 case 0x6B: // imul r, a, #8 | |
| 304 | 624 debug_only(has_disp32 = true); // has both kinds of operands! |
| 0 | 625 tail_size = 1; // the imm8 |
| 626 break; | |
| 627 | |
| 628 case 0xE8: // call rdisp32 | |
| 629 case 0xE9: // jmp rdisp32 | |
| 630 if (which == end_pc_operand) return ip + 4; | |
| 304 | 631 assert(which == call32_operand, "call has no disp32 or imm"); |
| 0 | 632 return ip; |
| 633 | |
| 634 case 0xD1: // sal a, 1; sar a, 1; shl a, 1; shr a, 1 | |
| 635 case 0xD3: // sal a, %cl; sar a, %cl; shl a, %cl; shr a, %cl | |
| 636 case 0xD9: // fld_s a; fst_s a; fstp_s a; fldcw a | |
| 637 case 0xDD: // fld_d a; fst_d a; fstp_d a | |
| 638 case 0xDB: // fild_s a; fistp_s a; fld_x a; fstp_x a | |
| 639 case 0xDF: // fild_d a; fistp_d a | |
| 640 case 0xD8: // fadd_s a; fsubr_s a; fmul_s a; fdivr_s a; fcomp_s a | |
| 641 case 0xDC: // fadd_d a; fsubr_d a; fmul_d a; fdivr_d a; fcomp_d a | |
| 642 case 0xDE: // faddp_d a; fsubrp_d a; fmulp_d a; fdivrp_d a; fcompp_d a | |
| 304 | 643 debug_only(has_disp32 = true); |
| 0 | 644 break; |
| 645 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
646 case 0xF0: // Lock |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
647 assert(os::is_MP(), "only on MP"); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
648 goto again_after_prefix; |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
405
diff
changeset
|
649 |
| 0 | 650 case 0xF3: // For SSE |
| 651 case 0xF2: // For SSE2 | |
| 304 | 652 switch (0xFF & *ip++) { |
| 653 case REX: | |
| 654 case REX_B: | |
| 655 case REX_X: | |
| 656 case REX_XB: | |
| 657 case REX_R: | |
| 658 case REX_RB: | |
| 659 case REX_RX: | |
| 660 case REX_RXB: | |
| 661 case REX_W: | |
| 662 case REX_WB: | |
| 663 case REX_WX: | |
| 664 case REX_WXB: | |
| 665 case REX_WR: | |
| 666 case REX_WRB: | |
| 667 case REX_WRX: | |
| 668 case REX_WRXB: | |
| 669 NOT_LP64(assert(false, "found 64bit prefix")); | |
| 670 ip++; | |
| 671 default: | |
| 672 ip++; | |
| 673 } | |
| 674 debug_only(has_disp32 = true); // has both kinds of operands! | |
| 0 | 675 break; |
| 676 | |
| 677 default: | |
| 678 ShouldNotReachHere(); | |
| 679 | |
| 304 | 680 #undef REP8 |
| 681 #undef REP16 | |
| 0 | 682 } |
| 683 | |
| 684 assert(which != call32_operand, "instruction is not a call, jmp, or jcc"); | |
| 304 | 685 #ifdef _LP64 |
| 686 assert(which != imm_operand, "instruction is not a movq reg, imm64"); | |
| 687 #else | |
| 688 // assert(which != imm_operand || has_imm32, "instruction has no imm32 field"); | |
| 689 assert(which != imm_operand || has_disp32, "instruction has no imm32 field"); | |
| 690 #endif // LP64 | |
| 691 assert(which != disp32_operand || has_disp32, "instruction has no disp32 field"); | |
| 0 | 692 |
| 693 // parse the output of emit_operand | |
| 694 int op2 = 0xFF & *ip++; | |
| 695 int base = op2 & 0x07; | |
| 696 int op3 = -1; | |
| 697 const int b100 = 4; | |
| 698 const int b101 = 5; | |
| 699 if (base == b100 && (op2 >> 6) != 3) { | |
| 700 op3 = 0xFF & *ip++; | |
| 701 base = op3 & 0x07; // refetch the base | |
| 702 } | |
| 703 // now ip points at the disp (if any) | |
| 704 | |
| 705 switch (op2 >> 6) { | |
| 706 case 0: | |
| 707 // [00 reg 100][ss index base] | |
| 304 | 708 // [00 reg 100][00 100 esp] |
| 0 | 709 // [00 reg base] |
| 710 // [00 reg 100][ss index 101][disp32] | |
| 711 // [00 reg 101] [disp32] | |
| 712 | |
| 713 if (base == b101) { | |
| 714 if (which == disp32_operand) | |
| 715 return ip; // caller wants the disp32 | |
| 716 ip += 4; // skip the disp32 | |
| 717 } | |
| 718 break; | |
| 719 | |
| 720 case 1: | |
| 721 // [01 reg 100][ss index base][disp8] | |
| 304 | 722 // [01 reg 100][00 100 esp][disp8] |
| 0 | 723 // [01 reg base] [disp8] |
| 724 ip += 1; // skip the disp8 | |
| 725 break; | |
| 726 | |
| 727 case 2: | |
| 728 // [10 reg 100][ss index base][disp32] | |
| 304 | 729 // [10 reg 100][00 100 esp][disp32] |
| 0 | 730 // [10 reg base] [disp32] |
| 731 if (which == disp32_operand) | |
| 732 return ip; // caller wants the disp32 | |
| 733 ip += 4; // skip the disp32 | |
| 734 break; | |
| 735 | |
| 736 case 3: | |
| 737 // [11 reg base] (not a memory addressing mode) | |
| 738 break; | |
| 739 } | |
| 740 | |
| 741 if (which == end_pc_operand) { | |
| 742 return ip + tail_size; | |
| 743 } | |
| 744 | |
| 304 | 745 #ifdef _LP64 |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
746 assert(which == narrow_oop_operand && !is_64bit, "instruction is not a movl adr, imm32"); |
| 304 | 747 #else |
| 748 assert(which == imm_operand, "instruction has only an imm field"); | |
| 749 #endif // LP64 | |
| 0 | 750 return ip; |
| 751 } | |
| 752 | |
| 753 address Assembler::locate_next_instruction(address inst) { | |
| 754 // Secretly share code with locate_operand: | |
| 755 return locate_operand(inst, end_pc_operand); | |
| 756 } | |
| 757 | |
| 758 | |
| 759 #ifdef ASSERT | |
| 760 void Assembler::check_relocation(RelocationHolder const& rspec, int format) { | |
| 761 address inst = inst_mark(); | |
| 762 assert(inst != NULL && inst < pc(), "must point to beginning of instruction"); | |
| 763 address opnd; | |
| 764 | |
| 765 Relocation* r = rspec.reloc(); | |
| 766 if (r->type() == relocInfo::none) { | |
| 767 return; | |
| 768 } else if (r->is_call() || format == call32_operand) { | |
| 769 // assert(format == imm32_operand, "cannot specify a nonzero format"); | |
| 770 opnd = locate_operand(inst, call32_operand); | |
| 771 } else if (r->is_data()) { | |
| 304 | 772 assert(format == imm_operand || format == disp32_operand |
| 773 LP64_ONLY(|| format == narrow_oop_operand), "format ok"); | |
| 0 | 774 opnd = locate_operand(inst, (WhichOperand)format); |
| 775 } else { | |
| 304 | 776 assert(format == imm_operand, "cannot specify a format"); |
| 0 | 777 return; |
| 778 } | |
| 779 assert(opnd == pc(), "must put operand where relocs can find it"); | |
| 780 } | |
| 304 | 781 #endif // ASSERT |
| 782 | |
| 783 void Assembler::emit_operand32(Register reg, Address adr) { | |
| 784 assert(reg->encoding() < 8, "no extended registers"); | |
| 785 assert(!adr.base_needs_rex() && !adr.index_needs_rex(), "no extended registers"); | |
| 786 emit_operand(reg, adr._base, adr._index, adr._scale, adr._disp, | |
| 787 adr._rspec); | |
| 788 } | |
| 789 | |
| 790 void Assembler::emit_operand(Register reg, Address adr, | |
| 791 int rip_relative_correction) { | |
| 792 emit_operand(reg, adr._base, adr._index, adr._scale, adr._disp, | |
| 793 adr._rspec, | |
| 794 rip_relative_correction); | |
| 795 } | |
| 796 | |
| 797 void Assembler::emit_operand(XMMRegister reg, Address adr) { | |
| 798 emit_operand(reg, adr._base, adr._index, adr._scale, adr._disp, | |
| 799 adr._rspec); | |
| 800 } | |
| 801 | |
| 802 // MMX operations | |
| 803 void Assembler::emit_operand(MMXRegister reg, Address adr) { | |
| 804 assert(!adr.base_needs_rex() && !adr.index_needs_rex(), "no extended registers"); | |
| 805 emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec); | |
| 806 } | |
| 807 | |
| 808 // work around gcc (3.2.1-7a) bug | |
| 809 void Assembler::emit_operand(Address adr, MMXRegister reg) { | |
| 810 assert(!adr.base_needs_rex() && !adr.index_needs_rex(), "no extended registers"); | |
| 811 emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec); | |
| 0 | 812 } |
| 813 | |
| 814 | |
| 815 void Assembler::emit_farith(int b1, int b2, int i) { | |
| 816 assert(isByte(b1) && isByte(b2), "wrong opcode"); | |
| 817 assert(0 <= i && i < 8, "illegal stack offset"); | |
| 818 emit_byte(b1); | |
| 819 emit_byte(b2 + i); | |
| 820 } | |
| 821 | |
| 822 | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
823 // Now the Assembler instructions (identical for 32/64 bits) |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
824 |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
825 void Assembler::adcl(Address dst, int32_t imm32) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
826 InstructionMark im(this); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
827 prefix(dst); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
828 emit_arith_operand(0x81, rdx, dst, imm32); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
829 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
830 |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
831 void Assembler::adcl(Address dst, Register src) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
832 InstructionMark im(this); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
833 prefix(dst, src); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
834 emit_byte(0x11); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
835 emit_operand(src, dst); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
836 } |
| 304 | 837 |
| 838 void Assembler::adcl(Register dst, int32_t imm32) { | |
| 839 prefix(dst); | |
| 0 | 840 emit_arith(0x81, 0xD0, dst, imm32); |
| 841 } | |
| 842 | |
| 843 void Assembler::adcl(Register dst, Address src) { | |
| 844 InstructionMark im(this); | |
| 304 | 845 prefix(src, dst); |
| 0 | 846 emit_byte(0x13); |
| 847 emit_operand(dst, src); | |
| 848 } | |
| 849 | |
| 850 void Assembler::adcl(Register dst, Register src) { | |
| 304 | 851 (void) prefix_and_encode(dst->encoding(), src->encoding()); |
| 0 | 852 emit_arith(0x13, 0xC0, dst, src); |
| 853 } | |
| 854 | |
| 304 | 855 void Assembler::addl(Address dst, int32_t imm32) { |
| 856 InstructionMark im(this); | |
| 857 prefix(dst); | |
| 858 emit_arith_operand(0x81, rax, dst, imm32); | |
| 859 } | |
| 0 | 860 |
| 861 void Assembler::addl(Address dst, Register src) { | |
| 862 InstructionMark im(this); | |
| 304 | 863 prefix(dst, src); |
| 0 | 864 emit_byte(0x01); |
| 865 emit_operand(src, dst); | |
| 866 } | |
| 867 | |
| 304 | 868 void Assembler::addl(Register dst, int32_t imm32) { |
| 869 prefix(dst); | |
| 0 | 870 emit_arith(0x81, 0xC0, dst, imm32); |
| 871 } | |
| 872 | |
| 873 void Assembler::addl(Register dst, Address src) { | |
| 874 InstructionMark im(this); | |
| 304 | 875 prefix(src, dst); |
| 0 | 876 emit_byte(0x03); |
| 877 emit_operand(dst, src); | |
| 878 } | |
| 879 | |
| 880 void Assembler::addl(Register dst, Register src) { | |
| 304 | 881 (void) prefix_and_encode(dst->encoding(), src->encoding()); |
| 0 | 882 emit_arith(0x03, 0xC0, dst, src); |
| 883 } | |
| 884 | |
| 885 void Assembler::addr_nop_4() { | |
| 886 // 4 bytes: NOP DWORD PTR [EAX+0] | |
| 887 emit_byte(0x0F); | |
| 888 emit_byte(0x1F); | |
| 889 emit_byte(0x40); // emit_rm(cbuf, 0x1, EAX_enc, EAX_enc); | |
| 890 emit_byte(0); // 8-bits offset (1 byte) | |
| 891 } | |
| 892 | |
| 893 void Assembler::addr_nop_5() { | |
| 894 // 5 bytes: NOP DWORD PTR [EAX+EAX*0+0] 8-bits offset | |
| 895 emit_byte(0x0F); | |
| 896 emit_byte(0x1F); | |
| 897 emit_byte(0x44); // emit_rm(cbuf, 0x1, EAX_enc, 0x4); | |
| 898 emit_byte(0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc); | |
| 899 emit_byte(0); // 8-bits offset (1 byte) | |
| 900 } | |
| 901 | |
| 902 void Assembler::addr_nop_7() { | |
| 903 // 7 bytes: NOP DWORD PTR [EAX+0] 32-bits offset | |
| 904 emit_byte(0x0F); | |
| 905 emit_byte(0x1F); | |
| 906 emit_byte(0x80); // emit_rm(cbuf, 0x2, EAX_enc, EAX_enc); | |
| 907 emit_long(0); // 32-bits offset (4 bytes) | |
| 908 } | |
| 909 | |
| 910 void Assembler::addr_nop_8() { | |
| 911 // 8 bytes: NOP DWORD PTR [EAX+EAX*0+0] 32-bits offset | |
| 912 emit_byte(0x0F); | |
| 913 emit_byte(0x1F); | |
| 914 emit_byte(0x84); // emit_rm(cbuf, 0x2, EAX_enc, 0x4); | |
| 915 emit_byte(0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc); | |
| 916 emit_long(0); // 32-bits offset (4 bytes) | |
| 917 } | |
| 918 | |
| 304 | 919 void Assembler::addsd(XMMRegister dst, XMMRegister src) { |
| 920 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 921 emit_byte(0xF2); | |
| 922 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 923 emit_byte(0x0F); | |
| 924 emit_byte(0x58); | |
| 925 emit_byte(0xC0 | encode); | |
| 926 } | |
| 927 | |
| 928 void Assembler::addsd(XMMRegister dst, Address src) { | |
| 929 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 930 InstructionMark im(this); | |
| 931 emit_byte(0xF2); | |
| 932 prefix(src, dst); | |
| 933 emit_byte(0x0F); | |
| 934 emit_byte(0x58); | |
| 935 emit_operand(dst, src); | |
| 936 } | |
| 937 | |
| 938 void Assembler::addss(XMMRegister dst, XMMRegister src) { | |
| 939 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 940 emit_byte(0xF3); | |
| 941 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 942 emit_byte(0x0F); | |
| 943 emit_byte(0x58); | |
| 944 emit_byte(0xC0 | encode); | |
| 945 } | |
| 946 | |
| 947 void Assembler::addss(XMMRegister dst, Address src) { | |
| 948 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 949 InstructionMark im(this); | |
| 950 emit_byte(0xF3); | |
| 951 prefix(src, dst); | |
| 952 emit_byte(0x0F); | |
| 953 emit_byte(0x58); | |
| 954 emit_operand(dst, src); | |
| 955 } | |
| 956 | |
| 957 void Assembler::andl(Register dst, int32_t imm32) { | |
| 958 prefix(dst); | |
| 959 emit_arith(0x81, 0xE0, dst, imm32); | |
| 960 } | |
| 961 | |
| 962 void Assembler::andl(Register dst, Address src) { | |
| 963 InstructionMark im(this); | |
| 964 prefix(src, dst); | |
| 965 emit_byte(0x23); | |
| 966 emit_operand(dst, src); | |
| 967 } | |
| 968 | |
| 969 void Assembler::andl(Register dst, Register src) { | |
| 970 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 971 emit_arith(0x23, 0xC0, dst, src); | |
| 972 } | |
| 973 | |
| 974 void Assembler::andpd(XMMRegister dst, Address src) { | |
| 975 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 976 InstructionMark im(this); | |
| 977 emit_byte(0x66); | |
| 978 prefix(src, dst); | |
| 979 emit_byte(0x0F); | |
| 980 emit_byte(0x54); | |
| 981 emit_operand(dst, src); | |
| 982 } | |
| 983 | |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
984 void Assembler::bsfl(Register dst, Register src) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
985 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
986 emit_byte(0x0F); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
987 emit_byte(0xBC); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
988 emit_byte(0xC0 | encode); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
989 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
990 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
991 void Assembler::bsrl(Register dst, Register src) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
992 assert(!VM_Version::supports_lzcnt(), "encoding is treated as LZCNT"); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
993 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
994 emit_byte(0x0F); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
995 emit_byte(0xBD); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
996 emit_byte(0xC0 | encode); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
997 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
998 |
| 304 | 999 void Assembler::bswapl(Register reg) { // bswap |
| 1000 int encode = prefix_and_encode(reg->encoding()); | |
| 1001 emit_byte(0x0F); | |
| 1002 emit_byte(0xC8 | encode); | |
| 1003 } | |
| 1004 | |
| 1005 void Assembler::call(Label& L, relocInfo::relocType rtype) { | |
| 1006 // suspect disp32 is always good | |
| 1007 int operand = LP64_ONLY(disp32_operand) NOT_LP64(imm_operand); | |
| 1008 | |
| 1009 if (L.is_bound()) { | |
| 1010 const int long_size = 5; | |
| 1011 int offs = (int)( target(L) - pc() ); | |
| 1012 assert(offs <= 0, "assembler error"); | |
| 1013 InstructionMark im(this); | |
| 1014 // 1110 1000 #32-bit disp | |
| 1015 emit_byte(0xE8); | |
| 1016 emit_data(offs - long_size, rtype, operand); | |
| 1017 } else { | |
| 1018 InstructionMark im(this); | |
| 1019 // 1110 1000 #32-bit disp | |
| 1020 L.add_patch_at(code(), locator()); | |
| 1021 | |
| 1022 emit_byte(0xE8); | |
| 1023 emit_data(int(0), rtype, operand); | |
| 1024 } | |
| 1025 } | |
| 1026 | |
| 1027 void Assembler::call(Register dst) { | |
| 1028 // This was originally using a 32bit register encoding | |
| 1029 // and surely we want 64bit! | |
| 1030 // this is a 32bit encoding but in 64bit mode the default | |
| 1031 // operand size is 64bit so there is no need for the | |
| 1032 // wide prefix. So prefix only happens if we use the | |
| 1033 // new registers. Much like push/pop. | |
| 1034 int x = offset(); | |
| 1035 // this may be true but dbx disassembles it as if it | |
| 1036 // were 32bits... | |
| 1037 // int encode = prefix_and_encode(dst->encoding()); | |
| 1038 // if (offset() != x) assert(dst->encoding() >= 8, "what?"); | |
| 1039 int encode = prefixq_and_encode(dst->encoding()); | |
| 1040 | |
| 1041 emit_byte(0xFF); | |
| 1042 emit_byte(0xD0 | encode); | |
| 1043 } | |
| 1044 | |
| 1045 | |
| 1046 void Assembler::call(Address adr) { | |
| 1047 InstructionMark im(this); | |
| 1048 prefix(adr); | |
| 1049 emit_byte(0xFF); | |
| 1050 emit_operand(rdx, adr); | |
| 1051 } | |
| 1052 | |
| 1053 void Assembler::call_literal(address entry, RelocationHolder const& rspec) { | |
| 1054 assert(entry != NULL, "call most probably wrong"); | |
| 1055 InstructionMark im(this); | |
| 1056 emit_byte(0xE8); | |
| 1057 intptr_t disp = entry - (_code_pos + sizeof(int32_t)); | |
| 1058 assert(is_simm32(disp), "must be 32bit offset (call2)"); | |
| 1059 // Technically, should use call32_operand, but this format is | |
| 1060 // implied by the fact that we're emitting a call instruction. | |
| 1061 | |
| 1062 int operand = LP64_ONLY(disp32_operand) NOT_LP64(call32_operand); | |
| 1063 emit_data((int) disp, rspec, operand); | |
| 1064 } | |
| 1065 | |
| 1066 void Assembler::cdql() { | |
| 1067 emit_byte(0x99); | |
| 1068 } | |
| 1069 | |
| 1070 void Assembler::cmovl(Condition cc, Register dst, Register src) { | |
| 1071 NOT_LP64(guarantee(VM_Version::supports_cmov(), "illegal instruction")); | |
| 1072 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1073 emit_byte(0x0F); | |
| 1074 emit_byte(0x40 | cc); | |
| 1075 emit_byte(0xC0 | encode); | |
| 1076 } | |
| 1077 | |
| 1078 | |
| 1079 void Assembler::cmovl(Condition cc, Register dst, Address src) { | |
| 1080 NOT_LP64(guarantee(VM_Version::supports_cmov(), "illegal instruction")); | |
| 1081 prefix(src, dst); | |
| 1082 emit_byte(0x0F); | |
| 1083 emit_byte(0x40 | cc); | |
| 1084 emit_operand(dst, src); | |
| 1085 } | |
| 1086 | |
| 1087 void Assembler::cmpb(Address dst, int imm8) { | |
| 1088 InstructionMark im(this); | |
| 1089 prefix(dst); | |
| 1090 emit_byte(0x80); | |
| 1091 emit_operand(rdi, dst, 1); | |
| 1092 emit_byte(imm8); | |
| 1093 } | |
| 1094 | |
| 1095 void Assembler::cmpl(Address dst, int32_t imm32) { | |
| 1096 InstructionMark im(this); | |
| 1097 prefix(dst); | |
| 1098 emit_byte(0x81); | |
| 1099 emit_operand(rdi, dst, 4); | |
| 1100 emit_long(imm32); | |
| 1101 } | |
| 1102 | |
| 1103 void Assembler::cmpl(Register dst, int32_t imm32) { | |
| 1104 prefix(dst); | |
| 1105 emit_arith(0x81, 0xF8, dst, imm32); | |
| 1106 } | |
| 1107 | |
| 1108 void Assembler::cmpl(Register dst, Register src) { | |
| 1109 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1110 emit_arith(0x3B, 0xC0, dst, src); | |
| 1111 } | |
| 1112 | |
| 1113 | |
| 1114 void Assembler::cmpl(Register dst, Address src) { | |
| 1115 InstructionMark im(this); | |
| 1116 prefix(src, dst); | |
| 1117 emit_byte(0x3B); | |
| 1118 emit_operand(dst, src); | |
| 1119 } | |
| 1120 | |
| 1121 void Assembler::cmpw(Address dst, int imm16) { | |
| 1122 InstructionMark im(this); | |
| 1123 assert(!dst.base_needs_rex() && !dst.index_needs_rex(), "no extended registers"); | |
| 1124 emit_byte(0x66); | |
| 1125 emit_byte(0x81); | |
| 1126 emit_operand(rdi, dst, 2); | |
| 1127 emit_word(imm16); | |
| 1128 } | |
| 1129 | |
| 1130 // The 32-bit cmpxchg compares the value at adr with the contents of rax, | |
| 1131 // and stores reg into adr if so; otherwise, the value at adr is loaded into rax,. | |
| 1132 // The ZF is set if the compared values were equal, and cleared otherwise. | |
| 1133 void Assembler::cmpxchgl(Register reg, Address adr) { // cmpxchg | |
| 1134 if (Atomics & 2) { | |
| 1135 // caveat: no instructionmark, so this isn't relocatable. | |
| 1136 // Emit a synthetic, non-atomic, CAS equivalent. | |
| 1137 // Beware. The synthetic form sets all ICCs, not just ZF. | |
| 1138 // cmpxchg r,[m] is equivalent to rax, = CAS (m, rax, r) | |
| 1139 cmpl(rax, adr); | |
| 1140 movl(rax, adr); | |
| 1141 if (reg != rax) { | |
| 1142 Label L ; | |
| 1143 jcc(Assembler::notEqual, L); | |
| 1144 movl(adr, reg); | |
| 1145 bind(L); | |
| 1146 } | |
| 1147 } else { | |
| 1148 InstructionMark im(this); | |
| 1149 prefix(adr, reg); | |
| 1150 emit_byte(0x0F); | |
| 1151 emit_byte(0xB1); | |
| 1152 emit_operand(reg, adr); | |
| 1153 } | |
| 1154 } | |
| 1155 | |
| 1156 void Assembler::comisd(XMMRegister dst, Address src) { | |
| 1157 // NOTE: dbx seems to decode this as comiss even though the | |
| 1158 // 0x66 is there. Strangly ucomisd comes out correct | |
| 1159 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1160 emit_byte(0x66); | |
| 1161 comiss(dst, src); | |
| 1162 } | |
| 1163 | |
| 1164 void Assembler::comiss(XMMRegister dst, Address src) { | |
| 1165 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1166 | |
| 1167 InstructionMark im(this); | |
| 1168 prefix(src, dst); | |
| 1169 emit_byte(0x0F); | |
| 1170 emit_byte(0x2F); | |
| 1171 emit_operand(dst, src); | |
| 1172 } | |
| 1173 | |
| 1174 void Assembler::cvtdq2pd(XMMRegister dst, XMMRegister src) { | |
| 1175 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1176 emit_byte(0xF3); | |
| 1177 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1178 emit_byte(0x0F); | |
| 1179 emit_byte(0xE6); | |
| 1180 emit_byte(0xC0 | encode); | |
| 1181 } | |
| 1182 | |
| 1183 void Assembler::cvtdq2ps(XMMRegister dst, XMMRegister src) { | |
| 1184 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1185 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1186 emit_byte(0x0F); | |
| 1187 emit_byte(0x5B); | |
| 1188 emit_byte(0xC0 | encode); | |
| 1189 } | |
| 1190 | |
| 1191 void Assembler::cvtsd2ss(XMMRegister dst, XMMRegister src) { | |
| 1192 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1193 emit_byte(0xF2); | |
| 1194 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1195 emit_byte(0x0F); | |
| 1196 emit_byte(0x5A); | |
| 1197 emit_byte(0xC0 | encode); | |
| 1198 } | |
| 1199 | |
| 1200 void Assembler::cvtsi2sdl(XMMRegister dst, Register src) { | |
| 1201 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1202 emit_byte(0xF2); | |
| 1203 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1204 emit_byte(0x0F); | |
| 1205 emit_byte(0x2A); | |
| 1206 emit_byte(0xC0 | encode); | |
| 1207 } | |
| 1208 | |
| 1209 void Assembler::cvtsi2ssl(XMMRegister dst, Register src) { | |
| 1210 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1211 emit_byte(0xF3); | |
| 1212 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1213 emit_byte(0x0F); | |
| 1214 emit_byte(0x2A); | |
| 1215 emit_byte(0xC0 | encode); | |
| 1216 } | |
| 1217 | |
| 1218 void Assembler::cvtss2sd(XMMRegister dst, XMMRegister src) { | |
| 1219 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1220 emit_byte(0xF3); | |
| 1221 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1222 emit_byte(0x0F); | |
| 1223 emit_byte(0x5A); | |
| 1224 emit_byte(0xC0 | encode); | |
| 1225 } | |
| 1226 | |
| 1227 void Assembler::cvttsd2sil(Register dst, XMMRegister src) { | |
| 1228 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1229 emit_byte(0xF2); | |
| 1230 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1231 emit_byte(0x0F); | |
| 1232 emit_byte(0x2C); | |
| 1233 emit_byte(0xC0 | encode); | |
| 1234 } | |
| 1235 | |
| 1236 void Assembler::cvttss2sil(Register dst, XMMRegister src) { | |
| 1237 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1238 emit_byte(0xF3); | |
| 1239 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1240 emit_byte(0x0F); | |
| 1241 emit_byte(0x2C); | |
| 1242 emit_byte(0xC0 | encode); | |
| 1243 } | |
| 1244 | |
| 1245 void Assembler::decl(Address dst) { | |
| 1246 // Don't use it directly. Use MacroAssembler::decrement() instead. | |
| 1247 InstructionMark im(this); | |
| 1248 prefix(dst); | |
| 1249 emit_byte(0xFF); | |
| 1250 emit_operand(rcx, dst); | |
| 1251 } | |
| 1252 | |
| 1253 void Assembler::divsd(XMMRegister dst, Address src) { | |
| 1254 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1255 InstructionMark im(this); | |
| 1256 emit_byte(0xF2); | |
| 1257 prefix(src, dst); | |
| 1258 emit_byte(0x0F); | |
| 1259 emit_byte(0x5E); | |
| 1260 emit_operand(dst, src); | |
| 1261 } | |
| 1262 | |
| 1263 void Assembler::divsd(XMMRegister dst, XMMRegister src) { | |
| 1264 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1265 emit_byte(0xF2); | |
| 1266 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1267 emit_byte(0x0F); | |
| 1268 emit_byte(0x5E); | |
| 1269 emit_byte(0xC0 | encode); | |
| 1270 } | |
| 1271 | |
| 1272 void Assembler::divss(XMMRegister dst, Address src) { | |
| 1273 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1274 InstructionMark im(this); | |
| 1275 emit_byte(0xF3); | |
| 1276 prefix(src, dst); | |
| 1277 emit_byte(0x0F); | |
| 1278 emit_byte(0x5E); | |
| 1279 emit_operand(dst, src); | |
| 1280 } | |
| 1281 | |
| 1282 void Assembler::divss(XMMRegister dst, XMMRegister src) { | |
| 1283 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1284 emit_byte(0xF3); | |
| 1285 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1286 emit_byte(0x0F); | |
| 1287 emit_byte(0x5E); | |
| 1288 emit_byte(0xC0 | encode); | |
| 1289 } | |
| 1290 | |
| 1291 void Assembler::emms() { | |
| 1292 NOT_LP64(assert(VM_Version::supports_mmx(), "")); | |
| 1293 emit_byte(0x0F); | |
| 1294 emit_byte(0x77); | |
| 1295 } | |
| 1296 | |
| 1297 void Assembler::hlt() { | |
| 1298 emit_byte(0xF4); | |
| 1299 } | |
| 1300 | |
| 1301 void Assembler::idivl(Register src) { | |
| 1302 int encode = prefix_and_encode(src->encoding()); | |
| 1303 emit_byte(0xF7); | |
| 1304 emit_byte(0xF8 | encode); | |
| 1305 } | |
| 1306 | |
| 1920 | 1307 void Assembler::divl(Register src) { // Unsigned |
| 1308 int encode = prefix_and_encode(src->encoding()); | |
| 1309 emit_byte(0xF7); | |
| 1310 emit_byte(0xF0 | encode); | |
| 1311 } | |
| 1312 | |
| 304 | 1313 void Assembler::imull(Register dst, Register src) { |
| 1314 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1315 emit_byte(0x0F); | |
| 1316 emit_byte(0xAF); | |
| 1317 emit_byte(0xC0 | encode); | |
| 1318 } | |
| 1319 | |
| 1320 | |
| 1321 void Assembler::imull(Register dst, Register src, int value) { | |
| 1322 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1323 if (is8bit(value)) { | |
| 1324 emit_byte(0x6B); | |
| 1325 emit_byte(0xC0 | encode); | |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1846
diff
changeset
|
1326 emit_byte(value & 0xFF); |
| 304 | 1327 } else { |
| 1328 emit_byte(0x69); | |
| 1329 emit_byte(0xC0 | encode); | |
| 1330 emit_long(value); | |
| 1331 } | |
| 1332 } | |
| 1333 | |
| 1334 void Assembler::incl(Address dst) { | |
| 1335 // Don't use it directly. Use MacroAssembler::increment() instead. | |
| 1336 InstructionMark im(this); | |
| 1337 prefix(dst); | |
| 1338 emit_byte(0xFF); | |
| 1339 emit_operand(rax, dst); | |
| 1340 } | |
| 1341 | |
| 1342 void Assembler::jcc(Condition cc, Label& L, relocInfo::relocType rtype) { | |
| 1343 InstructionMark im(this); | |
| 1344 relocate(rtype); | |
| 1345 assert((0 <= cc) && (cc < 16), "illegal cc"); | |
| 1346 if (L.is_bound()) { | |
| 1347 address dst = target(L); | |
| 1348 assert(dst != NULL, "jcc most probably wrong"); | |
| 1349 | |
| 1350 const int short_size = 2; | |
| 1351 const int long_size = 6; | |
| 1352 intptr_t offs = (intptr_t)dst - (intptr_t)_code_pos; | |
| 1353 if (rtype == relocInfo::none && is8bit(offs - short_size)) { | |
| 1354 // 0111 tttn #8-bit disp | |
| 1355 emit_byte(0x70 | cc); | |
| 1356 emit_byte((offs - short_size) & 0xFF); | |
| 1357 } else { | |
| 1358 // 0000 1111 1000 tttn #32-bit disp | |
| 1359 assert(is_simm32(offs - long_size), | |
| 1360 "must be 32bit offset (call4)"); | |
| 1361 emit_byte(0x0F); | |
| 1362 emit_byte(0x80 | cc); | |
| 1363 emit_long(offs - long_size); | |
| 1364 } | |
| 1365 } else { | |
| 1366 // Note: could eliminate cond. jumps to this jump if condition | |
| 1367 // is the same however, seems to be rather unlikely case. | |
| 1368 // Note: use jccb() if label to be bound is very close to get | |
| 1369 // an 8-bit displacement | |
| 1370 L.add_patch_at(code(), locator()); | |
| 1371 emit_byte(0x0F); | |
| 1372 emit_byte(0x80 | cc); | |
| 1373 emit_long(0); | |
| 1374 } | |
| 1375 } | |
| 1376 | |
| 1377 void Assembler::jccb(Condition cc, Label& L) { | |
| 1378 if (L.is_bound()) { | |
| 1379 const int short_size = 2; | |
| 1380 address entry = target(L); | |
| 1381 assert(is8bit((intptr_t)entry - ((intptr_t)_code_pos + short_size)), | |
| 1382 "Dispacement too large for a short jmp"); | |
| 1383 intptr_t offs = (intptr_t)entry - (intptr_t)_code_pos; | |
| 1384 // 0111 tttn #8-bit disp | |
| 1385 emit_byte(0x70 | cc); | |
| 1386 emit_byte((offs - short_size) & 0xFF); | |
| 1387 } else { | |
| 1388 InstructionMark im(this); | |
| 1389 L.add_patch_at(code(), locator()); | |
| 1390 emit_byte(0x70 | cc); | |
| 1391 emit_byte(0); | |
| 1392 } | |
| 1393 } | |
| 1394 | |
| 1395 void Assembler::jmp(Address adr) { | |
| 1396 InstructionMark im(this); | |
| 1397 prefix(adr); | |
| 1398 emit_byte(0xFF); | |
| 1399 emit_operand(rsp, adr); | |
| 1400 } | |
| 1401 | |
| 1402 void Assembler::jmp(Label& L, relocInfo::relocType rtype) { | |
| 1403 if (L.is_bound()) { | |
| 1404 address entry = target(L); | |
| 1405 assert(entry != NULL, "jmp most probably wrong"); | |
| 1406 InstructionMark im(this); | |
| 1407 const int short_size = 2; | |
| 1408 const int long_size = 5; | |
| 1409 intptr_t offs = entry - _code_pos; | |
| 1410 if (rtype == relocInfo::none && is8bit(offs - short_size)) { | |
| 1411 emit_byte(0xEB); | |
| 1412 emit_byte((offs - short_size) & 0xFF); | |
| 1413 } else { | |
| 1414 emit_byte(0xE9); | |
| 1415 emit_long(offs - long_size); | |
| 1416 } | |
| 1417 } else { | |
| 1418 // By default, forward jumps are always 32-bit displacements, since | |
| 1419 // we can't yet know where the label will be bound. If you're sure that | |
| 1420 // the forward jump will not run beyond 256 bytes, use jmpb to | |
| 1421 // force an 8-bit displacement. | |
| 1422 InstructionMark im(this); | |
| 1423 relocate(rtype); | |
| 1424 L.add_patch_at(code(), locator()); | |
| 1425 emit_byte(0xE9); | |
| 1426 emit_long(0); | |
| 1427 } | |
| 1428 } | |
| 1429 | |
| 1430 void Assembler::jmp(Register entry) { | |
| 1431 int encode = prefix_and_encode(entry->encoding()); | |
| 1432 emit_byte(0xFF); | |
| 1433 emit_byte(0xE0 | encode); | |
| 1434 } | |
| 1435 | |
| 1436 void Assembler::jmp_literal(address dest, RelocationHolder const& rspec) { | |
| 1437 InstructionMark im(this); | |
| 1438 emit_byte(0xE9); | |
| 1439 assert(dest != NULL, "must have a target"); | |
| 1440 intptr_t disp = dest - (_code_pos + sizeof(int32_t)); | |
| 1441 assert(is_simm32(disp), "must be 32bit offset (jmp)"); | |
| 1442 emit_data(disp, rspec.reloc(), call32_operand); | |
| 1443 } | |
| 1444 | |
| 1445 void Assembler::jmpb(Label& L) { | |
| 1446 if (L.is_bound()) { | |
| 1447 const int short_size = 2; | |
| 1448 address entry = target(L); | |
| 1449 assert(is8bit((entry - _code_pos) + short_size), | |
| 1450 "Dispacement too large for a short jmp"); | |
| 1451 assert(entry != NULL, "jmp most probably wrong"); | |
| 1452 intptr_t offs = entry - _code_pos; | |
| 1453 emit_byte(0xEB); | |
| 1454 emit_byte((offs - short_size) & 0xFF); | |
| 1455 } else { | |
| 1456 InstructionMark im(this); | |
| 1457 L.add_patch_at(code(), locator()); | |
| 1458 emit_byte(0xEB); | |
| 1459 emit_byte(0); | |
| 1460 } | |
| 1461 } | |
| 1462 | |
| 1463 void Assembler::ldmxcsr( Address src) { | |
| 1464 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1465 InstructionMark im(this); | |
| 1466 prefix(src); | |
| 1467 emit_byte(0x0F); | |
| 1468 emit_byte(0xAE); | |
| 1469 emit_operand(as_Register(2), src); | |
| 1470 } | |
| 1471 | |
| 1472 void Assembler::leal(Register dst, Address src) { | |
| 1473 InstructionMark im(this); | |
| 1474 #ifdef _LP64 | |
| 1475 emit_byte(0x67); // addr32 | |
| 1476 prefix(src, dst); | |
| 1477 #endif // LP64 | |
| 1478 emit_byte(0x8D); | |
| 1479 emit_operand(dst, src); | |
| 1480 } | |
| 1481 | |
| 1482 void Assembler::lock() { | |
| 1483 if (Atomics & 1) { | |
| 1484 // Emit either nothing, a NOP, or a NOP: prefix | |
| 1485 emit_byte(0x90) ; | |
| 1486 } else { | |
| 1487 emit_byte(0xF0); | |
| 1488 } | |
| 1489 } | |
| 1490 | |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1491 void Assembler::lzcntl(Register dst, Register src) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1492 assert(VM_Version::supports_lzcnt(), "encoding is treated as BSR"); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1493 emit_byte(0xF3); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1494 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1495 emit_byte(0x0F); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1496 emit_byte(0xBD); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1497 emit_byte(0xC0 | encode); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1498 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
1499 |
|
671
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1500 // Emit mfence instruction |
| 304 | 1501 void Assembler::mfence() { |
|
671
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1502 NOT_LP64(assert(VM_Version::supports_sse2(), "unsupported");) |
|
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1503 emit_byte( 0x0F ); |
|
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1504 emit_byte( 0xAE ); |
|
d0994e5bebce
6822204: volatile fences should prefer lock:addl to actual mfence instructions
never
parents:
665
diff
changeset
|
1505 emit_byte( 0xF0 ); |
| 304 | 1506 } |
| 1507 | |
| 1508 void Assembler::mov(Register dst, Register src) { | |
| 1509 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
| 1510 } | |
| 1511 | |
| 1512 void Assembler::movapd(XMMRegister dst, XMMRegister src) { | |
| 1513 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1514 int dstenc = dst->encoding(); | |
| 1515 int srcenc = src->encoding(); | |
| 1516 emit_byte(0x66); | |
| 1517 if (dstenc < 8) { | |
| 1518 if (srcenc >= 8) { | |
| 1519 prefix(REX_B); | |
| 1520 srcenc -= 8; | |
| 1521 } | |
| 1522 } else { | |
| 1523 if (srcenc < 8) { | |
| 1524 prefix(REX_R); | |
| 1525 } else { | |
| 1526 prefix(REX_RB); | |
| 1527 srcenc -= 8; | |
| 1528 } | |
| 1529 dstenc -= 8; | |
| 1530 } | |
| 1531 emit_byte(0x0F); | |
| 1532 emit_byte(0x28); | |
| 1533 emit_byte(0xC0 | dstenc << 3 | srcenc); | |
| 1534 } | |
| 1535 | |
| 1536 void Assembler::movaps(XMMRegister dst, XMMRegister src) { | |
| 1537 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1538 int dstenc = dst->encoding(); | |
| 1539 int srcenc = src->encoding(); | |
| 1540 if (dstenc < 8) { | |
| 1541 if (srcenc >= 8) { | |
| 1542 prefix(REX_B); | |
| 1543 srcenc -= 8; | |
| 1544 } | |
| 1545 } else { | |
| 1546 if (srcenc < 8) { | |
| 1547 prefix(REX_R); | |
| 1548 } else { | |
| 1549 prefix(REX_RB); | |
| 1550 srcenc -= 8; | |
| 1551 } | |
| 1552 dstenc -= 8; | |
| 1553 } | |
| 1554 emit_byte(0x0F); | |
| 1555 emit_byte(0x28); | |
| 1556 emit_byte(0xC0 | dstenc << 3 | srcenc); | |
| 1557 } | |
| 1558 | |
| 1559 void Assembler::movb(Register dst, Address src) { | |
| 1560 NOT_LP64(assert(dst->has_byte_register(), "must have byte register")); | |
| 1561 InstructionMark im(this); | |
| 1562 prefix(src, dst, true); | |
| 1563 emit_byte(0x8A); | |
| 1564 emit_operand(dst, src); | |
| 1565 } | |
| 1566 | |
| 1567 | |
| 1568 void Assembler::movb(Address dst, int imm8) { | |
| 1569 InstructionMark im(this); | |
| 1570 prefix(dst); | |
| 1571 emit_byte(0xC6); | |
| 1572 emit_operand(rax, dst, 1); | |
| 1573 emit_byte(imm8); | |
| 1574 } | |
| 1575 | |
| 1576 | |
| 1577 void Assembler::movb(Address dst, Register src) { | |
| 1578 assert(src->has_byte_register(), "must have byte register"); | |
| 1579 InstructionMark im(this); | |
| 1580 prefix(dst, src, true); | |
| 1581 emit_byte(0x88); | |
| 1582 emit_operand(src, dst); | |
| 1583 } | |
| 1584 | |
| 1585 void Assembler::movdl(XMMRegister dst, Register src) { | |
| 1586 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1587 emit_byte(0x66); | |
| 1588 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1589 emit_byte(0x0F); | |
| 1590 emit_byte(0x6E); | |
| 1591 emit_byte(0xC0 | encode); | |
| 1592 } | |
| 1593 | |
| 1594 void Assembler::movdl(Register dst, XMMRegister src) { | |
| 1595 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1596 emit_byte(0x66); | |
| 1597 // swap src/dst to get correct prefix | |
| 1598 int encode = prefix_and_encode(src->encoding(), dst->encoding()); | |
| 1599 emit_byte(0x0F); | |
| 1600 emit_byte(0x7E); | |
| 1601 emit_byte(0xC0 | encode); | |
| 1602 } | |
| 1603 | |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1604 void Assembler::movdl(XMMRegister dst, Address src) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1605 NOT_LP64(assert(VM_Version::supports_sse2(), "")); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1606 InstructionMark im(this); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1607 emit_byte(0x66); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1608 prefix(src, dst); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1609 emit_byte(0x0F); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1610 emit_byte(0x6E); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1611 emit_operand(dst, src); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1612 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1613 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
1614 |
| 304 | 1615 void Assembler::movdqa(XMMRegister dst, Address src) { |
| 1616 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1617 InstructionMark im(this); | |
| 1618 emit_byte(0x66); | |
| 1619 prefix(src, dst); | |
| 1620 emit_byte(0x0F); | |
| 1621 emit_byte(0x6F); | |
| 1622 emit_operand(dst, src); | |
| 1623 } | |
| 1624 | |
| 1625 void Assembler::movdqa(XMMRegister dst, XMMRegister src) { | |
| 1626 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1627 emit_byte(0x66); | |
| 1628 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 1629 emit_byte(0x0F); | |
| 1630 emit_byte(0x6F); | |
| 1631 emit_byte(0xC0 | encode); | |
| 1632 } | |
| 1633 | |
| 1634 void Assembler::movdqa(Address dst, XMMRegister src) { | |
| 1635 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1636 InstructionMark im(this); | |
| 1637 emit_byte(0x66); | |
| 1638 prefix(dst, src); | |
| 1639 emit_byte(0x0F); | |
| 1640 emit_byte(0x7F); | |
| 1641 emit_operand(src, dst); | |
| 1642 } | |
| 1643 | |
| 405 | 1644 void Assembler::movdqu(XMMRegister dst, Address src) { |
| 1645 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1646 InstructionMark im(this); | |
| 1647 emit_byte(0xF3); | |
| 1648 prefix(src, dst); | |
| 1649 emit_byte(0x0F); | |
| 1650 emit_byte(0x6F); | |
| 1651 emit_operand(dst, src); | |
| 1652 } | |
| 1653 | |
| 1654 void Assembler::movdqu(XMMRegister dst, XMMRegister src) { | |
| 1655 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1656 emit_byte(0xF3); | |
| 1657 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 1658 emit_byte(0x0F); | |
| 1659 emit_byte(0x6F); | |
| 1660 emit_byte(0xC0 | encode); | |
| 1661 } | |
| 1662 | |
| 1663 void Assembler::movdqu(Address dst, XMMRegister src) { | |
| 1664 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1665 InstructionMark im(this); | |
| 1666 emit_byte(0xF3); | |
| 1667 prefix(dst, src); | |
| 1668 emit_byte(0x0F); | |
| 1669 emit_byte(0x7F); | |
| 1670 emit_operand(src, dst); | |
| 1671 } | |
| 1672 | |
| 304 | 1673 // Uses zero extension on 64bit |
| 1674 | |
| 1675 void Assembler::movl(Register dst, int32_t imm32) { | |
| 1676 int encode = prefix_and_encode(dst->encoding()); | |
| 1677 emit_byte(0xB8 | encode); | |
| 1678 emit_long(imm32); | |
| 1679 } | |
| 1680 | |
| 1681 void Assembler::movl(Register dst, Register src) { | |
| 1682 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1683 emit_byte(0x8B); | |
| 1684 emit_byte(0xC0 | encode); | |
| 1685 } | |
| 1686 | |
| 1687 void Assembler::movl(Register dst, Address src) { | |
| 1688 InstructionMark im(this); | |
| 1689 prefix(src, dst); | |
| 1690 emit_byte(0x8B); | |
| 1691 emit_operand(dst, src); | |
| 1692 } | |
| 1693 | |
| 1694 void Assembler::movl(Address dst, int32_t imm32) { | |
| 1695 InstructionMark im(this); | |
| 1696 prefix(dst); | |
| 1697 emit_byte(0xC7); | |
| 1698 emit_operand(rax, dst, 4); | |
| 1699 emit_long(imm32); | |
| 1700 } | |
| 1701 | |
| 1702 void Assembler::movl(Address dst, Register src) { | |
| 1703 InstructionMark im(this); | |
| 1704 prefix(dst, src); | |
| 1705 emit_byte(0x89); | |
| 1706 emit_operand(src, dst); | |
| 1707 } | |
| 1708 | |
| 1709 // New cpus require to use movsd and movss to avoid partial register stall | |
| 1710 // when loading from memory. But for old Opteron use movlpd instead of movsd. | |
| 1711 // The selection is done in MacroAssembler::movdbl() and movflt(). | |
| 1712 void Assembler::movlpd(XMMRegister dst, Address src) { | |
| 1713 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1714 InstructionMark im(this); | |
| 1715 emit_byte(0x66); | |
| 1716 prefix(src, dst); | |
| 1717 emit_byte(0x0F); | |
| 1718 emit_byte(0x12); | |
| 1719 emit_operand(dst, src); | |
| 1720 } | |
| 1721 | |
| 1722 void Assembler::movq( MMXRegister dst, Address src ) { | |
| 1723 assert( VM_Version::supports_mmx(), "" ); | |
| 1724 emit_byte(0x0F); | |
| 1725 emit_byte(0x6F); | |
| 1726 emit_operand(dst, src); | |
| 1727 } | |
| 1728 | |
| 1729 void Assembler::movq( Address dst, MMXRegister src ) { | |
| 1730 assert( VM_Version::supports_mmx(), "" ); | |
| 1731 emit_byte(0x0F); | |
| 1732 emit_byte(0x7F); | |
| 1733 // workaround gcc (3.2.1-7a) bug | |
| 1734 // In that version of gcc with only an emit_operand(MMX, Address) | |
| 1735 // gcc will tail jump and try and reverse the parameters completely | |
| 1736 // obliterating dst in the process. By having a version available | |
| 1737 // that doesn't need to swap the args at the tail jump the bug is | |
| 1738 // avoided. | |
| 1739 emit_operand(dst, src); | |
| 1740 } | |
| 1741 | |
| 1742 void Assembler::movq(XMMRegister dst, Address src) { | |
| 1743 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1744 InstructionMark im(this); | |
| 1745 emit_byte(0xF3); | |
| 1746 prefix(src, dst); | |
| 1747 emit_byte(0x0F); | |
| 1748 emit_byte(0x7E); | |
| 1749 emit_operand(dst, src); | |
| 1750 } | |
| 1751 | |
| 1752 void Assembler::movq(Address dst, XMMRegister src) { | |
| 1753 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1754 InstructionMark im(this); | |
| 1755 emit_byte(0x66); | |
| 1756 prefix(dst, src); | |
| 1757 emit_byte(0x0F); | |
| 1758 emit_byte(0xD6); | |
| 1759 emit_operand(src, dst); | |
| 1760 } | |
| 1761 | |
| 1762 void Assembler::movsbl(Register dst, Address src) { // movsxb | |
| 1763 InstructionMark im(this); | |
| 1764 prefix(src, dst); | |
| 1765 emit_byte(0x0F); | |
| 1766 emit_byte(0xBE); | |
| 1767 emit_operand(dst, src); | |
| 1768 } | |
| 1769 | |
| 1770 void Assembler::movsbl(Register dst, Register src) { // movsxb | |
| 1771 NOT_LP64(assert(src->has_byte_register(), "must have byte register")); | |
| 1772 int encode = prefix_and_encode(dst->encoding(), src->encoding(), true); | |
| 1773 emit_byte(0x0F); | |
| 1774 emit_byte(0xBE); | |
| 1775 emit_byte(0xC0 | encode); | |
| 1776 } | |
| 1777 | |
| 1778 void Assembler::movsd(XMMRegister dst, XMMRegister src) { | |
| 1779 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1780 emit_byte(0xF2); | |
| 1781 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1782 emit_byte(0x0F); | |
| 1783 emit_byte(0x10); | |
| 1784 emit_byte(0xC0 | encode); | |
| 1785 } | |
| 1786 | |
| 1787 void Assembler::movsd(XMMRegister dst, Address src) { | |
| 1788 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1789 InstructionMark im(this); | |
| 1790 emit_byte(0xF2); | |
| 1791 prefix(src, dst); | |
| 1792 emit_byte(0x0F); | |
| 1793 emit_byte(0x10); | |
| 1794 emit_operand(dst, src); | |
| 1795 } | |
| 1796 | |
| 1797 void Assembler::movsd(Address dst, XMMRegister src) { | |
| 1798 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1799 InstructionMark im(this); | |
| 1800 emit_byte(0xF2); | |
| 1801 prefix(dst, src); | |
| 1802 emit_byte(0x0F); | |
| 1803 emit_byte(0x11); | |
| 1804 emit_operand(src, dst); | |
| 1805 } | |
| 1806 | |
| 1807 void Assembler::movss(XMMRegister dst, XMMRegister src) { | |
| 1808 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1809 emit_byte(0xF3); | |
| 1810 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1811 emit_byte(0x0F); | |
| 1812 emit_byte(0x10); | |
| 1813 emit_byte(0xC0 | encode); | |
| 1814 } | |
| 1815 | |
| 1816 void Assembler::movss(XMMRegister dst, Address src) { | |
| 1817 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1818 InstructionMark im(this); | |
| 1819 emit_byte(0xF3); | |
| 1820 prefix(src, dst); | |
| 1821 emit_byte(0x0F); | |
| 1822 emit_byte(0x10); | |
| 1823 emit_operand(dst, src); | |
| 1824 } | |
| 1825 | |
| 1826 void Assembler::movss(Address dst, XMMRegister src) { | |
| 1827 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1828 InstructionMark im(this); | |
| 1829 emit_byte(0xF3); | |
| 1830 prefix(dst, src); | |
| 1831 emit_byte(0x0F); | |
| 1832 emit_byte(0x11); | |
| 1833 emit_operand(src, dst); | |
| 1834 } | |
| 1835 | |
| 1836 void Assembler::movswl(Register dst, Address src) { // movsxw | |
| 1837 InstructionMark im(this); | |
| 1838 prefix(src, dst); | |
| 1839 emit_byte(0x0F); | |
| 1840 emit_byte(0xBF); | |
| 1841 emit_operand(dst, src); | |
| 1842 } | |
| 1843 | |
| 1844 void Assembler::movswl(Register dst, Register src) { // movsxw | |
| 1845 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1846 emit_byte(0x0F); | |
| 1847 emit_byte(0xBF); | |
| 1848 emit_byte(0xC0 | encode); | |
| 1849 } | |
| 1850 | |
| 1851 void Assembler::movw(Address dst, int imm16) { | |
| 1852 InstructionMark im(this); | |
| 1853 | |
| 1854 emit_byte(0x66); // switch to 16-bit mode | |
| 1855 prefix(dst); | |
| 1856 emit_byte(0xC7); | |
| 1857 emit_operand(rax, dst, 2); | |
| 1858 emit_word(imm16); | |
| 1859 } | |
| 1860 | |
| 1861 void Assembler::movw(Register dst, Address src) { | |
| 1862 InstructionMark im(this); | |
| 1863 emit_byte(0x66); | |
| 1864 prefix(src, dst); | |
| 1865 emit_byte(0x8B); | |
| 1866 emit_operand(dst, src); | |
| 1867 } | |
| 1868 | |
| 1869 void Assembler::movw(Address dst, Register src) { | |
| 1870 InstructionMark im(this); | |
| 1871 emit_byte(0x66); | |
| 1872 prefix(dst, src); | |
| 1873 emit_byte(0x89); | |
| 1874 emit_operand(src, dst); | |
| 1875 } | |
| 1876 | |
| 1877 void Assembler::movzbl(Register dst, Address src) { // movzxb | |
| 1878 InstructionMark im(this); | |
| 1879 prefix(src, dst); | |
| 1880 emit_byte(0x0F); | |
| 1881 emit_byte(0xB6); | |
| 1882 emit_operand(dst, src); | |
| 1883 } | |
| 1884 | |
| 1885 void Assembler::movzbl(Register dst, Register src) { // movzxb | |
| 1886 NOT_LP64(assert(src->has_byte_register(), "must have byte register")); | |
| 1887 int encode = prefix_and_encode(dst->encoding(), src->encoding(), true); | |
| 1888 emit_byte(0x0F); | |
| 1889 emit_byte(0xB6); | |
| 1890 emit_byte(0xC0 | encode); | |
| 1891 } | |
| 1892 | |
| 1893 void Assembler::movzwl(Register dst, Address src) { // movzxw | |
| 1894 InstructionMark im(this); | |
| 1895 prefix(src, dst); | |
| 1896 emit_byte(0x0F); | |
| 1897 emit_byte(0xB7); | |
| 1898 emit_operand(dst, src); | |
| 1899 } | |
| 1900 | |
| 1901 void Assembler::movzwl(Register dst, Register src) { // movzxw | |
| 1902 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1903 emit_byte(0x0F); | |
| 1904 emit_byte(0xB7); | |
| 1905 emit_byte(0xC0 | encode); | |
| 1906 } | |
| 1907 | |
| 1908 void Assembler::mull(Address src) { | |
| 1909 InstructionMark im(this); | |
| 1910 prefix(src); | |
| 1911 emit_byte(0xF7); | |
| 1912 emit_operand(rsp, src); | |
| 1913 } | |
| 1914 | |
| 1915 void Assembler::mull(Register src) { | |
| 1916 int encode = prefix_and_encode(src->encoding()); | |
| 1917 emit_byte(0xF7); | |
| 1918 emit_byte(0xE0 | encode); | |
| 1919 } | |
| 1920 | |
| 1921 void Assembler::mulsd(XMMRegister dst, Address src) { | |
| 1922 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1923 InstructionMark im(this); | |
| 1924 emit_byte(0xF2); | |
| 1925 prefix(src, dst); | |
| 1926 emit_byte(0x0F); | |
| 1927 emit_byte(0x59); | |
| 1928 emit_operand(dst, src); | |
| 1929 } | |
| 1930 | |
| 1931 void Assembler::mulsd(XMMRegister dst, XMMRegister src) { | |
| 1932 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 1933 emit_byte(0xF2); | |
| 1934 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1935 emit_byte(0x0F); | |
| 1936 emit_byte(0x59); | |
| 1937 emit_byte(0xC0 | encode); | |
| 1938 } | |
| 1939 | |
| 1940 void Assembler::mulss(XMMRegister dst, Address src) { | |
| 1941 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1942 InstructionMark im(this); | |
| 1943 emit_byte(0xF3); | |
| 1944 prefix(src, dst); | |
| 1945 emit_byte(0x0F); | |
| 1946 emit_byte(0x59); | |
| 1947 emit_operand(dst, src); | |
| 1948 } | |
| 1949 | |
| 1950 void Assembler::mulss(XMMRegister dst, XMMRegister src) { | |
| 1951 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 1952 emit_byte(0xF3); | |
| 1953 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 1954 emit_byte(0x0F); | |
| 1955 emit_byte(0x59); | |
| 1956 emit_byte(0xC0 | encode); | |
| 1957 } | |
| 1958 | |
| 1959 void Assembler::negl(Register dst) { | |
| 1960 int encode = prefix_and_encode(dst->encoding()); | |
| 1961 emit_byte(0xF7); | |
| 1962 emit_byte(0xD8 | encode); | |
| 1963 } | |
| 1964 | |
| 0 | 1965 void Assembler::nop(int i) { |
| 304 | 1966 #ifdef ASSERT |
| 0 | 1967 assert(i > 0, " "); |
| 304 | 1968 // The fancy nops aren't currently recognized by debuggers making it a |
| 1969 // pain to disassemble code while debugging. If asserts are on clearly | |
| 1970 // speed is not an issue so simply use the single byte traditional nop | |
| 1971 // to do alignment. | |
| 1972 | |
| 1973 for (; i > 0 ; i--) emit_byte(0x90); | |
| 1974 return; | |
| 1975 | |
| 1976 #endif // ASSERT | |
| 1977 | |
| 0 | 1978 if (UseAddressNop && VM_Version::is_intel()) { |
| 1979 // | |
| 1980 // Using multi-bytes nops "0x0F 0x1F [address]" for Intel | |
| 1981 // 1: 0x90 | |
| 1982 // 2: 0x66 0x90 | |
| 1983 // 3: 0x66 0x66 0x90 (don't use "0x0F 0x1F 0x00" - need patching safe padding) | |
| 1984 // 4: 0x0F 0x1F 0x40 0x00 | |
| 1985 // 5: 0x0F 0x1F 0x44 0x00 0x00 | |
| 1986 // 6: 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
| 1987 // 7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
| 1988 // 8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 1989 // 9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 1990 // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 1991 // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 1992 | |
| 1993 // The rest coding is Intel specific - don't use consecutive address nops | |
| 1994 | |
| 1995 // 12: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
| 1996 // 13: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
| 1997 // 14: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
| 1998 // 15: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90 | |
| 1999 | |
| 2000 while(i >= 15) { | |
| 2001 // For Intel don't generate consecutive addess nops (mix with regular nops) | |
| 2002 i -= 15; | |
| 2003 emit_byte(0x66); // size prefix | |
| 2004 emit_byte(0x66); // size prefix | |
| 2005 emit_byte(0x66); // size prefix | |
| 2006 addr_nop_8(); | |
| 2007 emit_byte(0x66); // size prefix | |
| 2008 emit_byte(0x66); // size prefix | |
| 2009 emit_byte(0x66); // size prefix | |
| 2010 emit_byte(0x90); // nop | |
| 2011 } | |
| 2012 switch (i) { | |
| 2013 case 14: | |
| 2014 emit_byte(0x66); // size prefix | |
| 2015 case 13: | |
| 2016 emit_byte(0x66); // size prefix | |
| 2017 case 12: | |
| 2018 addr_nop_8(); | |
| 2019 emit_byte(0x66); // size prefix | |
| 2020 emit_byte(0x66); // size prefix | |
| 2021 emit_byte(0x66); // size prefix | |
| 2022 emit_byte(0x90); // nop | |
| 2023 break; | |
| 2024 case 11: | |
| 2025 emit_byte(0x66); // size prefix | |
| 2026 case 10: | |
| 2027 emit_byte(0x66); // size prefix | |
| 2028 case 9: | |
| 2029 emit_byte(0x66); // size prefix | |
| 2030 case 8: | |
| 2031 addr_nop_8(); | |
| 2032 break; | |
| 2033 case 7: | |
| 2034 addr_nop_7(); | |
| 2035 break; | |
| 2036 case 6: | |
| 2037 emit_byte(0x66); // size prefix | |
| 2038 case 5: | |
| 2039 addr_nop_5(); | |
| 2040 break; | |
| 2041 case 4: | |
| 2042 addr_nop_4(); | |
| 2043 break; | |
| 2044 case 3: | |
| 2045 // Don't use "0x0F 0x1F 0x00" - need patching safe padding | |
| 2046 emit_byte(0x66); // size prefix | |
| 2047 case 2: | |
| 2048 emit_byte(0x66); // size prefix | |
| 2049 case 1: | |
| 2050 emit_byte(0x90); // nop | |
| 2051 break; | |
| 2052 default: | |
| 2053 assert(i == 0, " "); | |
| 2054 } | |
| 2055 return; | |
| 2056 } | |
| 2057 if (UseAddressNop && VM_Version::is_amd()) { | |
| 2058 // | |
| 2059 // Using multi-bytes nops "0x0F 0x1F [address]" for AMD. | |
| 2060 // 1: 0x90 | |
| 2061 // 2: 0x66 0x90 | |
| 2062 // 3: 0x66 0x66 0x90 (don't use "0x0F 0x1F 0x00" - need patching safe padding) | |
| 2063 // 4: 0x0F 0x1F 0x40 0x00 | |
| 2064 // 5: 0x0F 0x1F 0x44 0x00 0x00 | |
| 2065 // 6: 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
| 2066 // 7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
| 2067 // 8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 2068 // 9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 2069 // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 2070 // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 2071 | |
| 2072 // The rest coding is AMD specific - use consecutive address nops | |
| 2073 | |
| 2074 // 12: 0x66 0x0F 0x1F 0x44 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
| 2075 // 13: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00 | |
| 2076 // 14: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
| 2077 // 15: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 | |
| 2078 // 16: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 | |
| 2079 // Size prefixes (0x66) are added for larger sizes | |
| 2080 | |
| 2081 while(i >= 22) { | |
| 2082 i -= 11; | |
| 2083 emit_byte(0x66); // size prefix | |
| 2084 emit_byte(0x66); // size prefix | |
| 2085 emit_byte(0x66); // size prefix | |
| 2086 addr_nop_8(); | |
| 2087 } | |
| 2088 // Generate first nop for size between 21-12 | |
| 2089 switch (i) { | |
| 2090 case 21: | |
| 2091 i -= 1; | |
| 2092 emit_byte(0x66); // size prefix | |
| 2093 case 20: | |
| 2094 case 19: | |
| 2095 i -= 1; | |
| 2096 emit_byte(0x66); // size prefix | |
| 2097 case 18: | |
| 2098 case 17: | |
| 2099 i -= 1; | |
| 2100 emit_byte(0x66); // size prefix | |
| 2101 case 16: | |
| 2102 case 15: | |
| 2103 i -= 8; | |
| 2104 addr_nop_8(); | |
| 2105 break; | |
| 2106 case 14: | |
| 2107 case 13: | |
| 2108 i -= 7; | |
| 2109 addr_nop_7(); | |
| 2110 break; | |
| 2111 case 12: | |
| 2112 i -= 6; | |
| 2113 emit_byte(0x66); // size prefix | |
| 2114 addr_nop_5(); | |
| 2115 break; | |
| 2116 default: | |
| 2117 assert(i < 12, " "); | |
| 2118 } | |
| 2119 | |
| 2120 // Generate second nop for size between 11-1 | |
| 2121 switch (i) { | |
| 2122 case 11: | |
| 2123 emit_byte(0x66); // size prefix | |
| 2124 case 10: | |
| 2125 emit_byte(0x66); // size prefix | |
| 2126 case 9: | |
| 2127 emit_byte(0x66); // size prefix | |
| 2128 case 8: | |
| 2129 addr_nop_8(); | |
| 2130 break; | |
| 2131 case 7: | |
| 2132 addr_nop_7(); | |
| 2133 break; | |
| 2134 case 6: | |
| 2135 emit_byte(0x66); // size prefix | |
| 2136 case 5: | |
| 2137 addr_nop_5(); | |
| 2138 break; | |
| 2139 case 4: | |
| 2140 addr_nop_4(); | |
| 2141 break; | |
| 2142 case 3: | |
| 2143 // Don't use "0x0F 0x1F 0x00" - need patching safe padding | |
| 2144 emit_byte(0x66); // size prefix | |
| 2145 case 2: | |
| 2146 emit_byte(0x66); // size prefix | |
| 2147 case 1: | |
| 2148 emit_byte(0x90); // nop | |
| 2149 break; | |
| 2150 default: | |
| 2151 assert(i == 0, " "); | |
| 2152 } | |
| 2153 return; | |
| 2154 } | |
| 2155 | |
| 2156 // Using nops with size prefixes "0x66 0x90". | |
| 2157 // From AMD Optimization Guide: | |
| 2158 // 1: 0x90 | |
| 2159 // 2: 0x66 0x90 | |
| 2160 // 3: 0x66 0x66 0x90 | |
| 2161 // 4: 0x66 0x66 0x66 0x90 | |
| 2162 // 5: 0x66 0x66 0x90 0x66 0x90 | |
| 2163 // 6: 0x66 0x66 0x90 0x66 0x66 0x90 | |
| 2164 // 7: 0x66 0x66 0x66 0x90 0x66 0x66 0x90 | |
| 2165 // 8: 0x66 0x66 0x66 0x90 0x66 0x66 0x66 0x90 | |
| 2166 // 9: 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90 | |
| 2167 // 10: 0x66 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90 | |
| 2168 // | |
| 2169 while(i > 12) { | |
| 2170 i -= 4; | |
| 2171 emit_byte(0x66); // size prefix | |
| 2172 emit_byte(0x66); | |
| 2173 emit_byte(0x66); | |
| 2174 emit_byte(0x90); // nop | |
| 2175 } | |
| 2176 // 1 - 12 nops | |
| 2177 if(i > 8) { | |
| 2178 if(i > 9) { | |
| 2179 i -= 1; | |
| 2180 emit_byte(0x66); | |
| 2181 } | |
| 2182 i -= 3; | |
| 2183 emit_byte(0x66); | |
| 2184 emit_byte(0x66); | |
| 2185 emit_byte(0x90); | |
| 2186 } | |
| 2187 // 1 - 8 nops | |
| 2188 if(i > 4) { | |
| 2189 if(i > 6) { | |
| 2190 i -= 1; | |
| 2191 emit_byte(0x66); | |
| 2192 } | |
| 2193 i -= 3; | |
| 2194 emit_byte(0x66); | |
| 2195 emit_byte(0x66); | |
| 2196 emit_byte(0x90); | |
| 2197 } | |
| 2198 switch (i) { | |
| 2199 case 4: | |
| 2200 emit_byte(0x66); | |
| 2201 case 3: | |
| 2202 emit_byte(0x66); | |
| 2203 case 2: | |
| 2204 emit_byte(0x66); | |
| 2205 case 1: | |
| 2206 emit_byte(0x90); | |
| 2207 break; | |
| 2208 default: | |
| 2209 assert(i == 0, " "); | |
| 2210 } | |
| 2211 } | |
| 2212 | |
| 304 | 2213 void Assembler::notl(Register dst) { |
| 2214 int encode = prefix_and_encode(dst->encoding()); | |
| 2215 emit_byte(0xF7); | |
| 2216 emit_byte(0xD0 | encode ); | |
| 2217 } | |
| 2218 | |
| 2219 void Assembler::orl(Address dst, int32_t imm32) { | |
| 2220 InstructionMark im(this); | |
| 2221 prefix(dst); | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2222 emit_arith_operand(0x81, rcx, dst, imm32); |
| 304 | 2223 } |
| 2224 | |
| 2225 void Assembler::orl(Register dst, int32_t imm32) { | |
| 2226 prefix(dst); | |
| 2227 emit_arith(0x81, 0xC8, dst, imm32); | |
| 2228 } | |
| 2229 | |
| 2230 void Assembler::orl(Register dst, Address src) { | |
| 2231 InstructionMark im(this); | |
| 2232 prefix(src, dst); | |
| 2233 emit_byte(0x0B); | |
| 2234 emit_operand(dst, src); | |
| 2235 } | |
| 2236 | |
| 2237 void Assembler::orl(Register dst, Register src) { | |
| 2238 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2239 emit_arith(0x0B, 0xC0, dst, src); | |
| 2240 } | |
| 2241 | |
| 681 | 2242 void Assembler::pcmpestri(XMMRegister dst, Address src, int imm8) { |
| 2243 assert(VM_Version::supports_sse4_2(), ""); | |
| 2244 | |
| 2245 InstructionMark im(this); | |
| 2246 emit_byte(0x66); | |
| 2247 prefix(src, dst); | |
| 2248 emit_byte(0x0F); | |
| 2249 emit_byte(0x3A); | |
| 2250 emit_byte(0x61); | |
| 2251 emit_operand(dst, src); | |
| 2252 emit_byte(imm8); | |
| 2253 } | |
| 2254 | |
| 2255 void Assembler::pcmpestri(XMMRegister dst, XMMRegister src, int imm8) { | |
| 2256 assert(VM_Version::supports_sse4_2(), ""); | |
| 2257 | |
| 2258 emit_byte(0x66); | |
| 2259 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 2260 emit_byte(0x0F); | |
| 2261 emit_byte(0x3A); | |
| 2262 emit_byte(0x61); | |
| 2263 emit_byte(0xC0 | encode); | |
| 2264 emit_byte(imm8); | |
| 2265 } | |
| 2266 | |
| 304 | 2267 // generic |
| 2268 void Assembler::pop(Register dst) { | |
| 2269 int encode = prefix_and_encode(dst->encoding()); | |
| 2270 emit_byte(0x58 | encode); | |
| 2271 } | |
| 2272 | |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2273 void Assembler::popcntl(Register dst, Address src) { |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2274 assert(VM_Version::supports_popcnt(), "must support"); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2275 InstructionMark im(this); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2276 emit_byte(0xF3); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2277 prefix(src, dst); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2278 emit_byte(0x0F); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2279 emit_byte(0xB8); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2280 emit_operand(dst, src); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2281 } |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2282 |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2283 void Assembler::popcntl(Register dst, Register src) { |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2284 assert(VM_Version::supports_popcnt(), "must support"); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2285 emit_byte(0xF3); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2286 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2287 emit_byte(0x0F); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2288 emit_byte(0xB8); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2289 emit_byte(0xC0 | encode); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2290 } |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
2291 |
| 304 | 2292 void Assembler::popf() { |
| 2293 emit_byte(0x9D); | |
| 2294 } | |
| 2295 | |
| 1060 | 2296 #ifndef _LP64 // no 32bit push/pop on amd64 |
| 304 | 2297 void Assembler::popl(Address dst) { |
| 2298 // NOTE: this will adjust stack by 8byte on 64bits | |
| 2299 InstructionMark im(this); | |
| 2300 prefix(dst); | |
| 2301 emit_byte(0x8F); | |
| 2302 emit_operand(rax, dst); | |
| 2303 } | |
| 1060 | 2304 #endif |
| 304 | 2305 |
| 2306 void Assembler::prefetch_prefix(Address src) { | |
| 2307 prefix(src); | |
| 2308 emit_byte(0x0F); | |
| 2309 } | |
| 2310 | |
| 2311 void Assembler::prefetchnta(Address src) { | |
| 2312 NOT_LP64(assert(VM_Version::supports_sse2(), "must support")); | |
| 2313 InstructionMark im(this); | |
| 2314 prefetch_prefix(src); | |
| 2315 emit_byte(0x18); | |
| 2316 emit_operand(rax, src); // 0, src | |
| 2317 } | |
| 2318 | |
| 2319 void Assembler::prefetchr(Address src) { | |
| 2320 NOT_LP64(assert(VM_Version::supports_3dnow(), "must support")); | |
| 2321 InstructionMark im(this); | |
| 2322 prefetch_prefix(src); | |
| 2323 emit_byte(0x0D); | |
| 2324 emit_operand(rax, src); // 0, src | |
| 2325 } | |
| 2326 | |
| 2327 void Assembler::prefetcht0(Address src) { | |
| 2328 NOT_LP64(assert(VM_Version::supports_sse(), "must support")); | |
| 2329 InstructionMark im(this); | |
| 2330 prefetch_prefix(src); | |
| 2331 emit_byte(0x18); | |
| 2332 emit_operand(rcx, src); // 1, src | |
| 2333 } | |
| 2334 | |
| 2335 void Assembler::prefetcht1(Address src) { | |
| 2336 NOT_LP64(assert(VM_Version::supports_sse(), "must support")); | |
| 2337 InstructionMark im(this); | |
| 2338 prefetch_prefix(src); | |
| 2339 emit_byte(0x18); | |
| 2340 emit_operand(rdx, src); // 2, src | |
| 2341 } | |
| 2342 | |
| 2343 void Assembler::prefetcht2(Address src) { | |
| 2344 NOT_LP64(assert(VM_Version::supports_sse(), "must support")); | |
| 2345 InstructionMark im(this); | |
| 2346 prefetch_prefix(src); | |
| 2347 emit_byte(0x18); | |
| 2348 emit_operand(rbx, src); // 3, src | |
| 2349 } | |
| 2350 | |
| 2351 void Assembler::prefetchw(Address src) { | |
| 2352 NOT_LP64(assert(VM_Version::supports_3dnow(), "must support")); | |
| 2353 InstructionMark im(this); | |
| 2354 prefetch_prefix(src); | |
| 2355 emit_byte(0x0D); | |
| 2356 emit_operand(rcx, src); // 1, src | |
| 2357 } | |
| 2358 | |
| 2359 void Assembler::prefix(Prefix p) { | |
| 2360 a_byte(p); | |
| 2361 } | |
| 2362 | |
| 2262 | 2363 void Assembler::por(XMMRegister dst, XMMRegister src) { |
| 2364 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2365 | |
| 2366 emit_byte(0x66); | |
| 2367 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2368 emit_byte(0x0F); | |
| 2369 | |
| 2370 emit_byte(0xEB); | |
| 2371 emit_byte(0xC0 | encode); | |
| 2372 } | |
| 2373 | |
| 304 | 2374 void Assembler::pshufd(XMMRegister dst, XMMRegister src, int mode) { |
| 2375 assert(isByte(mode), "invalid value"); | |
| 2376 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2377 | |
| 2378 emit_byte(0x66); | |
| 2379 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2380 emit_byte(0x0F); | |
| 2381 emit_byte(0x70); | |
| 2382 emit_byte(0xC0 | encode); | |
| 2383 emit_byte(mode & 0xFF); | |
| 2384 | |
| 2385 } | |
| 2386 | |
| 2387 void Assembler::pshufd(XMMRegister dst, Address src, int mode) { | |
| 2388 assert(isByte(mode), "invalid value"); | |
| 2389 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2390 | |
| 2391 InstructionMark im(this); | |
| 2392 emit_byte(0x66); | |
| 2393 prefix(src, dst); | |
| 2394 emit_byte(0x0F); | |
| 2395 emit_byte(0x70); | |
| 2396 emit_operand(dst, src); | |
| 2397 emit_byte(mode & 0xFF); | |
| 2398 } | |
| 2399 | |
| 2400 void Assembler::pshuflw(XMMRegister dst, XMMRegister src, int mode) { | |
| 2401 assert(isByte(mode), "invalid value"); | |
| 2402 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2403 | |
| 2404 emit_byte(0xF2); | |
| 2405 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2406 emit_byte(0x0F); | |
| 2407 emit_byte(0x70); | |
| 2408 emit_byte(0xC0 | encode); | |
| 2409 emit_byte(mode & 0xFF); | |
| 2410 } | |
| 2411 | |
| 2412 void Assembler::pshuflw(XMMRegister dst, Address src, int mode) { | |
| 2413 assert(isByte(mode), "invalid value"); | |
| 2414 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2415 | |
| 2416 InstructionMark im(this); | |
| 2417 emit_byte(0xF2); | |
| 2418 prefix(src, dst); // QQ new | |
| 2419 emit_byte(0x0F); | |
| 2420 emit_byte(0x70); | |
| 2421 emit_operand(dst, src); | |
| 2422 emit_byte(mode & 0xFF); | |
| 2423 } | |
| 2424 | |
| 2425 void Assembler::psrlq(XMMRegister dst, int shift) { | |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2426 // Shift 64 bit value logically right by specified number of bits. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2427 // HMM Table D-1 says sse2 or mmx. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2428 // Do not confuse it with psrldq SSE2 instruction which |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2429 // shifts 128 bit value in xmm register by number of bytes. |
| 304 | 2430 NOT_LP64(assert(VM_Version::supports_sse(), "")); |
| 2431 | |
| 2432 int encode = prefixq_and_encode(xmm2->encoding(), dst->encoding()); | |
| 2433 emit_byte(0x66); | |
| 2434 emit_byte(0x0F); | |
| 2435 emit_byte(0x73); | |
| 2436 emit_byte(0xC0 | encode); | |
| 2437 emit_byte(shift); | |
| 2438 } | |
| 2439 | |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2440 void Assembler::psrldq(XMMRegister dst, int shift) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2441 // Shift 128 bit value in xmm register by number of bytes. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2442 NOT_LP64(assert(VM_Version::supports_sse2(), "")); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2443 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2444 int encode = prefixq_and_encode(xmm3->encoding(), dst->encoding()); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2445 emit_byte(0x66); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2446 emit_byte(0x0F); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2447 emit_byte(0x73); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2448 emit_byte(0xC0 | encode); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2449 emit_byte(shift); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2450 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
2451 |
| 681 | 2452 void Assembler::ptest(XMMRegister dst, Address src) { |
| 2453 assert(VM_Version::supports_sse4_1(), ""); | |
| 2454 | |
| 2455 InstructionMark im(this); | |
| 2456 emit_byte(0x66); | |
| 2457 prefix(src, dst); | |
| 2458 emit_byte(0x0F); | |
| 2459 emit_byte(0x38); | |
| 2460 emit_byte(0x17); | |
| 2461 emit_operand(dst, src); | |
| 2462 } | |
| 2463 | |
| 2464 void Assembler::ptest(XMMRegister dst, XMMRegister src) { | |
| 2465 assert(VM_Version::supports_sse4_1(), ""); | |
| 2466 | |
| 2467 emit_byte(0x66); | |
| 2468 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 2469 emit_byte(0x0F); | |
| 2470 emit_byte(0x38); | |
| 2471 emit_byte(0x17); | |
| 2472 emit_byte(0xC0 | encode); | |
| 2473 } | |
| 2474 | |
| 304 | 2475 void Assembler::punpcklbw(XMMRegister dst, XMMRegister src) { |
| 2476 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2477 emit_byte(0x66); | |
| 2478 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2479 emit_byte(0x0F); | |
| 2480 emit_byte(0x60); | |
| 2481 emit_byte(0xC0 | encode); | |
| 2482 } | |
| 2483 | |
| 2484 void Assembler::push(int32_t imm32) { | |
| 2485 // in 64bits we push 64bits onto the stack but only | |
| 2486 // take a 32bit immediate | |
| 2487 emit_byte(0x68); | |
| 2488 emit_long(imm32); | |
| 2489 } | |
| 2490 | |
| 2491 void Assembler::push(Register src) { | |
| 2492 int encode = prefix_and_encode(src->encoding()); | |
| 2493 | |
| 2494 emit_byte(0x50 | encode); | |
| 2495 } | |
| 2496 | |
| 2497 void Assembler::pushf() { | |
| 2498 emit_byte(0x9C); | |
| 2499 } | |
| 2500 | |
| 1060 | 2501 #ifndef _LP64 // no 32bit push/pop on amd64 |
| 304 | 2502 void Assembler::pushl(Address src) { |
| 2503 // Note this will push 64bit on 64bit | |
| 2504 InstructionMark im(this); | |
| 2505 prefix(src); | |
| 2506 emit_byte(0xFF); | |
| 2507 emit_operand(rsi, src); | |
| 2508 } | |
| 1060 | 2509 #endif |
| 304 | 2510 |
| 2511 void Assembler::pxor(XMMRegister dst, Address src) { | |
| 2512 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2513 InstructionMark im(this); | |
| 2514 emit_byte(0x66); | |
| 2515 prefix(src, dst); | |
| 2516 emit_byte(0x0F); | |
| 2517 emit_byte(0xEF); | |
| 2518 emit_operand(dst, src); | |
| 2519 } | |
| 2520 | |
| 2521 void Assembler::pxor(XMMRegister dst, XMMRegister src) { | |
| 2522 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2523 InstructionMark im(this); | |
| 2524 emit_byte(0x66); | |
| 2525 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2526 emit_byte(0x0F); | |
| 2527 emit_byte(0xEF); | |
| 2528 emit_byte(0xC0 | encode); | |
| 2529 } | |
| 2530 | |
| 2531 void Assembler::rcll(Register dst, int imm8) { | |
| 2532 assert(isShiftCount(imm8), "illegal shift count"); | |
| 2533 int encode = prefix_and_encode(dst->encoding()); | |
| 2534 if (imm8 == 1) { | |
| 2535 emit_byte(0xD1); | |
| 2536 emit_byte(0xD0 | encode); | |
| 2537 } else { | |
| 2538 emit_byte(0xC1); | |
| 2539 emit_byte(0xD0 | encode); | |
| 2540 emit_byte(imm8); | |
| 2541 } | |
| 2542 } | |
| 2543 | |
| 2544 // copies data from [esi] to [edi] using rcx pointer sized words | |
| 2545 // generic | |
| 2546 void Assembler::rep_mov() { | |
| 2547 emit_byte(0xF3); | |
| 2548 // MOVSQ | |
| 2549 LP64_ONLY(prefix(REX_W)); | |
| 2550 emit_byte(0xA5); | |
| 2551 } | |
| 2552 | |
| 2553 // sets rcx pointer sized words with rax, value at [edi] | |
| 2554 // generic | |
| 2555 void Assembler::rep_set() { // rep_set | |
| 2556 emit_byte(0xF3); | |
| 2557 // STOSQ | |
| 2558 LP64_ONLY(prefix(REX_W)); | |
| 2559 emit_byte(0xAB); | |
| 2560 } | |
| 2561 | |
| 2562 // scans rcx pointer sized words at [edi] for occurance of rax, | |
| 2563 // generic | |
| 2564 void Assembler::repne_scan() { // repne_scan | |
| 2565 emit_byte(0xF2); | |
| 2566 // SCASQ | |
| 2567 LP64_ONLY(prefix(REX_W)); | |
| 2568 emit_byte(0xAF); | |
| 2569 } | |
| 2570 | |
| 2571 #ifdef _LP64 | |
| 2572 // scans rcx 4 byte words at [edi] for occurance of rax, | |
| 2573 // generic | |
| 2574 void Assembler::repne_scanl() { // repne_scan | |
| 2575 emit_byte(0xF2); | |
| 2576 // SCASL | |
| 2577 emit_byte(0xAF); | |
| 2578 } | |
| 2579 #endif | |
| 2580 | |
| 0 | 2581 void Assembler::ret(int imm16) { |
| 2582 if (imm16 == 0) { | |
| 2583 emit_byte(0xC3); | |
| 2584 } else { | |
| 2585 emit_byte(0xC2); | |
| 2586 emit_word(imm16); | |
| 2587 } | |
| 2588 } | |
| 2589 | |
| 304 | 2590 void Assembler::sahf() { |
| 2591 #ifdef _LP64 | |
| 2592 // Not supported in 64bit mode | |
| 2593 ShouldNotReachHere(); | |
| 2594 #endif | |
| 2595 emit_byte(0x9E); | |
| 2596 } | |
| 2597 | |
| 2598 void Assembler::sarl(Register dst, int imm8) { | |
| 2599 int encode = prefix_and_encode(dst->encoding()); | |
| 2600 assert(isShiftCount(imm8), "illegal shift count"); | |
| 2601 if (imm8 == 1) { | |
| 2602 emit_byte(0xD1); | |
| 2603 emit_byte(0xF8 | encode); | |
| 2604 } else { | |
| 2605 emit_byte(0xC1); | |
| 2606 emit_byte(0xF8 | encode); | |
| 2607 emit_byte(imm8); | |
| 2608 } | |
| 2609 } | |
| 2610 | |
| 2611 void Assembler::sarl(Register dst) { | |
| 2612 int encode = prefix_and_encode(dst->encoding()); | |
| 2613 emit_byte(0xD3); | |
| 2614 emit_byte(0xF8 | encode); | |
| 2615 } | |
| 2616 | |
| 2617 void Assembler::sbbl(Address dst, int32_t imm32) { | |
| 2618 InstructionMark im(this); | |
| 2619 prefix(dst); | |
| 2620 emit_arith_operand(0x81, rbx, dst, imm32); | |
| 2621 } | |
| 2622 | |
| 2623 void Assembler::sbbl(Register dst, int32_t imm32) { | |
| 2624 prefix(dst); | |
| 2625 emit_arith(0x81, 0xD8, dst, imm32); | |
| 2626 } | |
| 2627 | |
| 2628 | |
| 2629 void Assembler::sbbl(Register dst, Address src) { | |
| 2630 InstructionMark im(this); | |
| 2631 prefix(src, dst); | |
| 2632 emit_byte(0x1B); | |
| 2633 emit_operand(dst, src); | |
| 2634 } | |
| 2635 | |
| 2636 void Assembler::sbbl(Register dst, Register src) { | |
| 2637 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2638 emit_arith(0x1B, 0xC0, dst, src); | |
| 2639 } | |
| 2640 | |
| 2641 void Assembler::setb(Condition cc, Register dst) { | |
| 2642 assert(0 <= cc && cc < 16, "illegal cc"); | |
| 2643 int encode = prefix_and_encode(dst->encoding(), true); | |
| 0 | 2644 emit_byte(0x0F); |
| 304 | 2645 emit_byte(0x90 | cc); |
| 2646 emit_byte(0xC0 | encode); | |
| 2647 } | |
| 2648 | |
| 2649 void Assembler::shll(Register dst, int imm8) { | |
| 2650 assert(isShiftCount(imm8), "illegal shift count"); | |
| 2651 int encode = prefix_and_encode(dst->encoding()); | |
| 2652 if (imm8 == 1 ) { | |
| 2653 emit_byte(0xD1); | |
| 2654 emit_byte(0xE0 | encode); | |
| 2655 } else { | |
| 2656 emit_byte(0xC1); | |
| 2657 emit_byte(0xE0 | encode); | |
| 2658 emit_byte(imm8); | |
| 2659 } | |
| 2660 } | |
| 2661 | |
| 2662 void Assembler::shll(Register dst) { | |
| 2663 int encode = prefix_and_encode(dst->encoding()); | |
| 2664 emit_byte(0xD3); | |
| 2665 emit_byte(0xE0 | encode); | |
| 2666 } | |
| 2667 | |
| 2668 void Assembler::shrl(Register dst, int imm8) { | |
| 2669 assert(isShiftCount(imm8), "illegal shift count"); | |
| 2670 int encode = prefix_and_encode(dst->encoding()); | |
| 2671 emit_byte(0xC1); | |
| 2672 emit_byte(0xE8 | encode); | |
| 2673 emit_byte(imm8); | |
| 2674 } | |
| 2675 | |
| 2676 void Assembler::shrl(Register dst) { | |
| 2677 int encode = prefix_and_encode(dst->encoding()); | |
| 2678 emit_byte(0xD3); | |
| 2679 emit_byte(0xE8 | encode); | |
| 2680 } | |
| 0 | 2681 |
| 2682 // copies a single word from [esi] to [edi] | |
| 2683 void Assembler::smovl() { | |
| 2684 emit_byte(0xA5); | |
| 2685 } | |
| 2686 | |
| 304 | 2687 void Assembler::sqrtsd(XMMRegister dst, XMMRegister src) { |
| 2688 // HMM Table D-1 says sse2 | |
| 2689 // NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2690 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2691 emit_byte(0xF2); | |
| 2692 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2693 emit_byte(0x0F); | |
| 2694 emit_byte(0x51); | |
| 2695 emit_byte(0xC0 | encode); | |
| 2696 } | |
| 2697 | |
| 2008 | 2698 void Assembler::sqrtsd(XMMRegister dst, Address src) { |
| 2699 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2700 InstructionMark im(this); | |
| 2701 emit_byte(0xF2); | |
| 2702 prefix(src, dst); | |
| 2703 emit_byte(0x0F); | |
| 2704 emit_byte(0x51); | |
| 2705 emit_operand(dst, src); | |
| 2706 } | |
| 2707 | |
| 2708 void Assembler::sqrtss(XMMRegister dst, XMMRegister src) { | |
| 2709 // HMM Table D-1 says sse2 | |
| 2710 // NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2711 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2712 emit_byte(0xF3); | |
| 2713 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2714 emit_byte(0x0F); | |
| 2715 emit_byte(0x51); | |
| 2716 emit_byte(0xC0 | encode); | |
| 2717 } | |
| 2718 | |
| 2719 void Assembler::sqrtss(XMMRegister dst, Address src) { | |
| 2720 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2721 InstructionMark im(this); | |
| 2722 emit_byte(0xF3); | |
| 2723 prefix(src, dst); | |
| 2724 emit_byte(0x0F); | |
| 2725 emit_byte(0x51); | |
| 2726 emit_operand(dst, src); | |
| 2727 } | |
| 2728 | |
| 304 | 2729 void Assembler::stmxcsr( Address dst) { |
| 2730 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2731 InstructionMark im(this); | |
| 2732 prefix(dst); | |
| 2733 emit_byte(0x0F); | |
| 2734 emit_byte(0xAE); | |
| 2735 emit_operand(as_Register(3), dst); | |
| 2736 } | |
| 2737 | |
| 2738 void Assembler::subl(Address dst, int32_t imm32) { | |
| 2739 InstructionMark im(this); | |
| 2740 prefix(dst); | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2741 emit_arith_operand(0x81, rbp, dst, imm32); |
| 304 | 2742 } |
| 2743 | |
| 2744 void Assembler::subl(Address dst, Register src) { | |
| 2745 InstructionMark im(this); | |
| 2746 prefix(dst, src); | |
| 2747 emit_byte(0x29); | |
| 2748 emit_operand(src, dst); | |
| 2749 } | |
| 2750 | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2751 void Assembler::subl(Register dst, int32_t imm32) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2752 prefix(dst); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2753 emit_arith(0x81, 0xE8, dst, imm32); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2754 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
2755 |
| 304 | 2756 void Assembler::subl(Register dst, Address src) { |
| 2757 InstructionMark im(this); | |
| 2758 prefix(src, dst); | |
| 2759 emit_byte(0x2B); | |
| 2760 emit_operand(dst, src); | |
| 2761 } | |
| 2762 | |
| 2763 void Assembler::subl(Register dst, Register src) { | |
| 2764 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2765 emit_arith(0x2B, 0xC0, dst, src); | |
| 2766 } | |
| 2767 | |
| 2768 void Assembler::subsd(XMMRegister dst, XMMRegister src) { | |
| 2769 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2770 emit_byte(0xF2); | |
| 2771 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2772 emit_byte(0x0F); | |
| 2773 emit_byte(0x5C); | |
| 2774 emit_byte(0xC0 | encode); | |
| 2775 } | |
| 2776 | |
| 2777 void Assembler::subsd(XMMRegister dst, Address src) { | |
| 2778 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2779 InstructionMark im(this); | |
| 2780 emit_byte(0xF2); | |
| 2781 prefix(src, dst); | |
| 2782 emit_byte(0x0F); | |
| 2783 emit_byte(0x5C); | |
| 2784 emit_operand(dst, src); | |
| 2785 } | |
| 2786 | |
| 2787 void Assembler::subss(XMMRegister dst, XMMRegister src) { | |
| 2788 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 0 | 2789 emit_byte(0xF3); |
| 304 | 2790 int encode = prefix_and_encode(dst->encoding(), src->encoding()); |
| 2791 emit_byte(0x0F); | |
| 2792 emit_byte(0x5C); | |
| 2793 emit_byte(0xC0 | encode); | |
| 2794 } | |
| 2795 | |
| 2796 void Assembler::subss(XMMRegister dst, Address src) { | |
| 2797 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2798 InstructionMark im(this); | |
| 2799 emit_byte(0xF3); | |
| 2800 prefix(src, dst); | |
| 2801 emit_byte(0x0F); | |
| 2802 emit_byte(0x5C); | |
| 2803 emit_operand(dst, src); | |
| 2804 } | |
| 2805 | |
| 2806 void Assembler::testb(Register dst, int imm8) { | |
| 2807 NOT_LP64(assert(dst->has_byte_register(), "must have byte register")); | |
| 2808 (void) prefix_and_encode(dst->encoding(), true); | |
| 2809 emit_arith_b(0xF6, 0xC0, dst, imm8); | |
| 2810 } | |
| 2811 | |
| 2812 void Assembler::testl(Register dst, int32_t imm32) { | |
| 2813 // not using emit_arith because test | |
| 2814 // doesn't support sign-extension of | |
| 2815 // 8bit operands | |
| 2816 int encode = dst->encoding(); | |
| 2817 if (encode == 0) { | |
| 2818 emit_byte(0xA9); | |
| 2819 } else { | |
| 2820 encode = prefix_and_encode(encode); | |
| 2821 emit_byte(0xF7); | |
| 2822 emit_byte(0xC0 | encode); | |
| 2823 } | |
| 2824 emit_long(imm32); | |
| 2825 } | |
| 2826 | |
| 2827 void Assembler::testl(Register dst, Register src) { | |
| 2828 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2829 emit_arith(0x85, 0xC0, dst, src); | |
| 2830 } | |
| 2831 | |
| 2832 void Assembler::testl(Register dst, Address src) { | |
| 2833 InstructionMark im(this); | |
| 2834 prefix(src, dst); | |
| 2835 emit_byte(0x85); | |
| 2836 emit_operand(dst, src); | |
| 2837 } | |
| 2838 | |
| 2839 void Assembler::ucomisd(XMMRegister dst, Address src) { | |
| 2840 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2841 emit_byte(0x66); | |
| 2842 ucomiss(dst, src); | |
| 2843 } | |
| 2844 | |
| 2845 void Assembler::ucomisd(XMMRegister dst, XMMRegister src) { | |
| 2846 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2847 emit_byte(0x66); | |
| 2848 ucomiss(dst, src); | |
| 2849 } | |
| 2850 | |
| 2851 void Assembler::ucomiss(XMMRegister dst, Address src) { | |
| 2852 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2853 | |
| 2854 InstructionMark im(this); | |
| 2855 prefix(src, dst); | |
| 2856 emit_byte(0x0F); | |
| 2857 emit_byte(0x2E); | |
| 2858 emit_operand(dst, src); | |
| 2859 } | |
| 2860 | |
| 2861 void Assembler::ucomiss(XMMRegister dst, XMMRegister src) { | |
| 2862 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2863 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2864 emit_byte(0x0F); | |
| 2865 emit_byte(0x2E); | |
| 2866 emit_byte(0xC0 | encode); | |
| 2867 } | |
| 2868 | |
| 2869 | |
| 2870 void Assembler::xaddl(Address dst, Register src) { | |
| 2871 InstructionMark im(this); | |
| 2872 prefix(dst, src); | |
| 0 | 2873 emit_byte(0x0F); |
| 304 | 2874 emit_byte(0xC1); |
| 2875 emit_operand(src, dst); | |
| 2876 } | |
| 2877 | |
| 2878 void Assembler::xchgl(Register dst, Address src) { // xchg | |
| 2879 InstructionMark im(this); | |
| 2880 prefix(src, dst); | |
| 2881 emit_byte(0x87); | |
| 2882 emit_operand(dst, src); | |
| 2883 } | |
| 2884 | |
| 2885 void Assembler::xchgl(Register dst, Register src) { | |
| 2886 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2887 emit_byte(0x87); | |
| 2888 emit_byte(0xc0 | encode); | |
| 2889 } | |
| 2890 | |
| 2891 void Assembler::xorl(Register dst, int32_t imm32) { | |
| 2892 prefix(dst); | |
| 2893 emit_arith(0x81, 0xF0, dst, imm32); | |
| 2894 } | |
| 2895 | |
| 2896 void Assembler::xorl(Register dst, Address src) { | |
| 2897 InstructionMark im(this); | |
| 2898 prefix(src, dst); | |
| 2899 emit_byte(0x33); | |
| 2900 emit_operand(dst, src); | |
| 2901 } | |
| 2902 | |
| 2903 void Assembler::xorl(Register dst, Register src) { | |
| 2904 (void) prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2905 emit_arith(0x33, 0xC0, dst, src); | |
| 2906 } | |
| 2907 | |
| 2908 void Assembler::xorpd(XMMRegister dst, XMMRegister src) { | |
| 2909 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2910 emit_byte(0x66); | |
| 2911 xorps(dst, src); | |
| 2912 } | |
| 2913 | |
| 2914 void Assembler::xorpd(XMMRegister dst, Address src) { | |
| 2915 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 2916 InstructionMark im(this); | |
| 2917 emit_byte(0x66); | |
| 2918 prefix(src, dst); | |
| 2919 emit_byte(0x0F); | |
| 2920 emit_byte(0x57); | |
| 2921 emit_operand(dst, src); | |
| 2922 } | |
| 2923 | |
| 2924 | |
| 2925 void Assembler::xorps(XMMRegister dst, XMMRegister src) { | |
| 2926 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2927 int encode = prefix_and_encode(dst->encoding(), src->encoding()); | |
| 2928 emit_byte(0x0F); | |
| 2929 emit_byte(0x57); | |
| 2930 emit_byte(0xC0 | encode); | |
| 2931 } | |
| 2932 | |
| 2933 void Assembler::xorps(XMMRegister dst, Address src) { | |
| 2934 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 2935 InstructionMark im(this); | |
| 2936 prefix(src, dst); | |
| 2937 emit_byte(0x0F); | |
| 2938 emit_byte(0x57); | |
| 2939 emit_operand(dst, src); | |
| 2940 } | |
| 2941 | |
| 2942 #ifndef _LP64 | |
| 2943 // 32bit only pieces of the assembler | |
| 2944 | |
| 2945 void Assembler::cmp_literal32(Register src1, int32_t imm32, RelocationHolder const& rspec) { | |
| 2946 // NO PREFIX AS NEVER 64BIT | |
| 2947 InstructionMark im(this); | |
| 2948 emit_byte(0x81); | |
| 2949 emit_byte(0xF8 | src1->encoding()); | |
| 2950 emit_data(imm32, rspec, 0); | |
| 2951 } | |
| 2952 | |
| 2953 void Assembler::cmp_literal32(Address src1, int32_t imm32, RelocationHolder const& rspec) { | |
| 2954 // NO PREFIX AS NEVER 64BIT (not even 32bit versions of 64bit regs | |
| 2955 InstructionMark im(this); | |
| 2956 emit_byte(0x81); | |
| 2957 emit_operand(rdi, src1); | |
| 2958 emit_data(imm32, rspec, 0); | |
| 2959 } | |
| 2960 | |
| 2961 // The 64-bit (32bit platform) cmpxchg compares the value at adr with the contents of rdx:rax, | |
| 2962 // and stores rcx:rbx into adr if so; otherwise, the value at adr is loaded | |
| 2963 // into rdx:rax. The ZF is set if the compared values were equal, and cleared otherwise. | |
| 2964 void Assembler::cmpxchg8(Address adr) { | |
| 2965 InstructionMark im(this); | |
| 2966 emit_byte(0x0F); | |
| 2967 emit_byte(0xc7); | |
| 2968 emit_operand(rcx, adr); | |
| 2969 } | |
| 2970 | |
| 2971 void Assembler::decl(Register dst) { | |
| 2972 // Don't use it directly. Use MacroAssembler::decrementl() instead. | |
| 2973 emit_byte(0x48 | dst->encoding()); | |
| 2974 } | |
| 2975 | |
| 2976 #endif // _LP64 | |
| 2977 | |
| 2978 // 64bit typically doesn't use the x87 but needs to for the trig funcs | |
| 2979 | |
| 2980 void Assembler::fabs() { | |
| 2981 emit_byte(0xD9); | |
| 2982 emit_byte(0xE1); | |
| 2983 } | |
| 2984 | |
| 2985 void Assembler::fadd(int i) { | |
| 2986 emit_farith(0xD8, 0xC0, i); | |
| 2987 } | |
| 2988 | |
| 2989 void Assembler::fadd_d(Address src) { | |
| 2990 InstructionMark im(this); | |
| 2991 emit_byte(0xDC); | |
| 2992 emit_operand32(rax, src); | |
| 2993 } | |
| 2994 | |
| 2995 void Assembler::fadd_s(Address src) { | |
| 2996 InstructionMark im(this); | |
| 2997 emit_byte(0xD8); | |
| 2998 emit_operand32(rax, src); | |
| 2999 } | |
| 3000 | |
| 3001 void Assembler::fadda(int i) { | |
| 3002 emit_farith(0xDC, 0xC0, i); | |
| 3003 } | |
| 3004 | |
| 3005 void Assembler::faddp(int i) { | |
| 3006 emit_farith(0xDE, 0xC0, i); | |
| 3007 } | |
| 3008 | |
| 3009 void Assembler::fchs() { | |
| 3010 emit_byte(0xD9); | |
| 3011 emit_byte(0xE0); | |
| 3012 } | |
| 3013 | |
| 3014 void Assembler::fcom(int i) { | |
| 3015 emit_farith(0xD8, 0xD0, i); | |
| 3016 } | |
| 3017 | |
| 3018 void Assembler::fcomp(int i) { | |
| 3019 emit_farith(0xD8, 0xD8, i); | |
| 3020 } | |
| 3021 | |
| 3022 void Assembler::fcomp_d(Address src) { | |
| 3023 InstructionMark im(this); | |
| 3024 emit_byte(0xDC); | |
| 3025 emit_operand32(rbx, src); | |
| 3026 } | |
| 3027 | |
| 3028 void Assembler::fcomp_s(Address src) { | |
| 3029 InstructionMark im(this); | |
| 3030 emit_byte(0xD8); | |
| 3031 emit_operand32(rbx, src); | |
| 3032 } | |
| 3033 | |
| 3034 void Assembler::fcompp() { | |
| 3035 emit_byte(0xDE); | |
| 3036 emit_byte(0xD9); | |
| 3037 } | |
| 3038 | |
| 3039 void Assembler::fcos() { | |
| 3040 emit_byte(0xD9); | |
| 0 | 3041 emit_byte(0xFF); |
| 304 | 3042 } |
| 3043 | |
| 3044 void Assembler::fdecstp() { | |
| 3045 emit_byte(0xD9); | |
| 3046 emit_byte(0xF6); | |
| 3047 } | |
| 3048 | |
| 3049 void Assembler::fdiv(int i) { | |
| 3050 emit_farith(0xD8, 0xF0, i); | |
| 3051 } | |
| 3052 | |
| 3053 void Assembler::fdiv_d(Address src) { | |
| 3054 InstructionMark im(this); | |
| 3055 emit_byte(0xDC); | |
| 3056 emit_operand32(rsi, src); | |
| 3057 } | |
| 3058 | |
| 3059 void Assembler::fdiv_s(Address src) { | |
| 3060 InstructionMark im(this); | |
| 3061 emit_byte(0xD8); | |
| 3062 emit_operand32(rsi, src); | |
| 3063 } | |
| 3064 | |
| 3065 void Assembler::fdiva(int i) { | |
| 3066 emit_farith(0xDC, 0xF8, i); | |
| 3067 } | |
| 3068 | |
| 3069 // Note: The Intel manual (Pentium Processor User's Manual, Vol.3, 1994) | |
| 3070 // is erroneous for some of the floating-point instructions below. | |
| 3071 | |
| 3072 void Assembler::fdivp(int i) { | |
| 3073 emit_farith(0xDE, 0xF8, i); // ST(0) <- ST(0) / ST(1) and pop (Intel manual wrong) | |
| 3074 } | |
| 3075 | |
| 3076 void Assembler::fdivr(int i) { | |
| 3077 emit_farith(0xD8, 0xF8, i); | |
| 3078 } | |
| 3079 | |
| 3080 void Assembler::fdivr_d(Address src) { | |
| 3081 InstructionMark im(this); | |
| 3082 emit_byte(0xDC); | |
| 3083 emit_operand32(rdi, src); | |
| 3084 } | |
| 3085 | |
| 3086 void Assembler::fdivr_s(Address src) { | |
| 3087 InstructionMark im(this); | |
| 3088 emit_byte(0xD8); | |
| 3089 emit_operand32(rdi, src); | |
| 3090 } | |
| 3091 | |
| 3092 void Assembler::fdivra(int i) { | |
| 3093 emit_farith(0xDC, 0xF0, i); | |
| 3094 } | |
| 3095 | |
| 3096 void Assembler::fdivrp(int i) { | |
| 3097 emit_farith(0xDE, 0xF0, i); // ST(0) <- ST(1) / ST(0) and pop (Intel manual wrong) | |
| 3098 } | |
| 3099 | |
| 3100 void Assembler::ffree(int i) { | |
| 3101 emit_farith(0xDD, 0xC0, i); | |
| 3102 } | |
| 3103 | |
| 3104 void Assembler::fild_d(Address adr) { | |
| 3105 InstructionMark im(this); | |
| 3106 emit_byte(0xDF); | |
| 3107 emit_operand32(rbp, adr); | |
| 3108 } | |
| 3109 | |
| 3110 void Assembler::fild_s(Address adr) { | |
| 3111 InstructionMark im(this); | |
| 3112 emit_byte(0xDB); | |
| 3113 emit_operand32(rax, adr); | |
| 3114 } | |
| 3115 | |
| 3116 void Assembler::fincstp() { | |
| 3117 emit_byte(0xD9); | |
| 3118 emit_byte(0xF7); | |
| 3119 } | |
| 3120 | |
| 3121 void Assembler::finit() { | |
| 3122 emit_byte(0x9B); | |
| 3123 emit_byte(0xDB); | |
| 3124 emit_byte(0xE3); | |
| 3125 } | |
| 3126 | |
| 3127 void Assembler::fist_s(Address adr) { | |
| 3128 InstructionMark im(this); | |
| 3129 emit_byte(0xDB); | |
| 3130 emit_operand32(rdx, adr); | |
| 3131 } | |
| 3132 | |
| 3133 void Assembler::fistp_d(Address adr) { | |
| 3134 InstructionMark im(this); | |
| 3135 emit_byte(0xDF); | |
| 3136 emit_operand32(rdi, adr); | |
| 3137 } | |
| 3138 | |
| 3139 void Assembler::fistp_s(Address adr) { | |
| 3140 InstructionMark im(this); | |
| 3141 emit_byte(0xDB); | |
| 3142 emit_operand32(rbx, adr); | |
| 3143 } | |
| 0 | 3144 |
| 3145 void Assembler::fld1() { | |
| 3146 emit_byte(0xD9); | |
| 3147 emit_byte(0xE8); | |
| 3148 } | |
| 3149 | |
| 304 | 3150 void Assembler::fld_d(Address adr) { |
| 3151 InstructionMark im(this); | |
| 3152 emit_byte(0xDD); | |
| 3153 emit_operand32(rax, adr); | |
| 3154 } | |
| 0 | 3155 |
| 3156 void Assembler::fld_s(Address adr) { | |
| 3157 InstructionMark im(this); | |
| 3158 emit_byte(0xD9); | |
| 304 | 3159 emit_operand32(rax, adr); |
| 3160 } | |
| 3161 | |
| 3162 | |
| 3163 void Assembler::fld_s(int index) { | |
| 0 | 3164 emit_farith(0xD9, 0xC0, index); |
| 3165 } | |
| 3166 | |
| 3167 void Assembler::fld_x(Address adr) { | |
| 3168 InstructionMark im(this); | |
| 3169 emit_byte(0xDB); | |
| 304 | 3170 emit_operand32(rbp, adr); |
| 3171 } | |
| 3172 | |
| 3173 void Assembler::fldcw(Address src) { | |
| 3174 InstructionMark im(this); | |
| 3175 emit_byte(0xd9); | |
| 3176 emit_operand32(rbp, src); | |
| 3177 } | |
| 3178 | |
| 3179 void Assembler::fldenv(Address src) { | |
| 0 | 3180 InstructionMark im(this); |
| 3181 emit_byte(0xD9); | |
| 304 | 3182 emit_operand32(rsp, src); |
| 3183 } | |
| 3184 | |
| 3185 void Assembler::fldlg2() { | |
| 0 | 3186 emit_byte(0xD9); |
| 304 | 3187 emit_byte(0xEC); |
| 3188 } | |
| 0 | 3189 |
| 3190 void Assembler::fldln2() { | |
| 3191 emit_byte(0xD9); | |
| 3192 emit_byte(0xED); | |
| 3193 } | |
| 3194 | |
| 304 | 3195 void Assembler::fldz() { |
| 0 | 3196 emit_byte(0xD9); |
| 304 | 3197 emit_byte(0xEE); |
| 3198 } | |
| 0 | 3199 |
| 3200 void Assembler::flog() { | |
| 3201 fldln2(); | |
| 3202 fxch(); | |
| 3203 fyl2x(); | |
| 3204 } | |
| 3205 | |
| 3206 void Assembler::flog10() { | |
| 3207 fldlg2(); | |
| 3208 fxch(); | |
| 3209 fyl2x(); | |
| 3210 } | |
| 3211 | |
| 304 | 3212 void Assembler::fmul(int i) { |
| 3213 emit_farith(0xD8, 0xC8, i); | |
| 3214 } | |
| 3215 | |
| 3216 void Assembler::fmul_d(Address src) { | |
| 3217 InstructionMark im(this); | |
| 3218 emit_byte(0xDC); | |
| 3219 emit_operand32(rcx, src); | |
| 3220 } | |
| 3221 | |
| 3222 void Assembler::fmul_s(Address src) { | |
| 3223 InstructionMark im(this); | |
| 3224 emit_byte(0xD8); | |
| 3225 emit_operand32(rcx, src); | |
| 3226 } | |
| 3227 | |
| 3228 void Assembler::fmula(int i) { | |
| 3229 emit_farith(0xDC, 0xC8, i); | |
| 3230 } | |
| 3231 | |
| 3232 void Assembler::fmulp(int i) { | |
| 3233 emit_farith(0xDE, 0xC8, i); | |
| 3234 } | |
| 3235 | |
| 3236 void Assembler::fnsave(Address dst) { | |
| 3237 InstructionMark im(this); | |
| 3238 emit_byte(0xDD); | |
| 3239 emit_operand32(rsi, dst); | |
| 3240 } | |
| 3241 | |
| 3242 void Assembler::fnstcw(Address src) { | |
| 3243 InstructionMark im(this); | |
| 3244 emit_byte(0x9B); | |
| 3245 emit_byte(0xD9); | |
| 3246 emit_operand32(rdi, src); | |
| 3247 } | |
| 3248 | |
| 3249 void Assembler::fnstsw_ax() { | |
| 3250 emit_byte(0xdF); | |
| 3251 emit_byte(0xE0); | |
| 3252 } | |
| 3253 | |
| 3254 void Assembler::fprem() { | |
| 3255 emit_byte(0xD9); | |
| 3256 emit_byte(0xF8); | |
| 3257 } | |
| 3258 | |
| 3259 void Assembler::fprem1() { | |
| 3260 emit_byte(0xD9); | |
| 3261 emit_byte(0xF5); | |
| 3262 } | |
| 3263 | |
| 3264 void Assembler::frstor(Address src) { | |
| 3265 InstructionMark im(this); | |
| 3266 emit_byte(0xDD); | |
| 3267 emit_operand32(rsp, src); | |
| 3268 } | |
| 0 | 3269 |
| 3270 void Assembler::fsin() { | |
| 3271 emit_byte(0xD9); | |
| 3272 emit_byte(0xFE); | |
| 3273 } | |
| 3274 | |
| 304 | 3275 void Assembler::fsqrt() { |
| 3276 emit_byte(0xD9); | |
| 3277 emit_byte(0xFA); | |
| 3278 } | |
| 3279 | |
| 3280 void Assembler::fst_d(Address adr) { | |
| 3281 InstructionMark im(this); | |
| 3282 emit_byte(0xDD); | |
| 3283 emit_operand32(rdx, adr); | |
| 3284 } | |
| 3285 | |
| 3286 void Assembler::fst_s(Address adr) { | |
| 3287 InstructionMark im(this); | |
| 3288 emit_byte(0xD9); | |
| 3289 emit_operand32(rdx, adr); | |
| 3290 } | |
| 3291 | |
| 3292 void Assembler::fstp_d(Address adr) { | |
| 3293 InstructionMark im(this); | |
| 3294 emit_byte(0xDD); | |
| 3295 emit_operand32(rbx, adr); | |
| 3296 } | |
| 3297 | |
| 3298 void Assembler::fstp_d(int index) { | |
| 3299 emit_farith(0xDD, 0xD8, index); | |
| 3300 } | |
| 3301 | |
| 3302 void Assembler::fstp_s(Address adr) { | |
| 3303 InstructionMark im(this); | |
| 0 | 3304 emit_byte(0xD9); |
| 304 | 3305 emit_operand32(rbx, adr); |
| 3306 } | |
| 3307 | |
| 3308 void Assembler::fstp_x(Address adr) { | |
| 3309 InstructionMark im(this); | |
| 3310 emit_byte(0xDB); | |
| 3311 emit_operand32(rdi, adr); | |
| 3312 } | |
| 3313 | |
| 3314 void Assembler::fsub(int i) { | |
| 3315 emit_farith(0xD8, 0xE0, i); | |
| 3316 } | |
| 3317 | |
| 3318 void Assembler::fsub_d(Address src) { | |
| 3319 InstructionMark im(this); | |
| 3320 emit_byte(0xDC); | |
| 3321 emit_operand32(rsp, src); | |
| 3322 } | |
| 3323 | |
| 3324 void Assembler::fsub_s(Address src) { | |
| 3325 InstructionMark im(this); | |
| 3326 emit_byte(0xD8); | |
| 3327 emit_operand32(rsp, src); | |
| 3328 } | |
| 3329 | |
| 3330 void Assembler::fsuba(int i) { | |
| 3331 emit_farith(0xDC, 0xE8, i); | |
| 3332 } | |
| 3333 | |
| 3334 void Assembler::fsubp(int i) { | |
| 3335 emit_farith(0xDE, 0xE8, i); // ST(0) <- ST(0) - ST(1) and pop (Intel manual wrong) | |
| 3336 } | |
| 3337 | |
| 3338 void Assembler::fsubr(int i) { | |
| 3339 emit_farith(0xD8, 0xE8, i); | |
| 3340 } | |
| 3341 | |
| 3342 void Assembler::fsubr_d(Address src) { | |
| 3343 InstructionMark im(this); | |
| 3344 emit_byte(0xDC); | |
| 3345 emit_operand32(rbp, src); | |
| 3346 } | |
| 3347 | |
| 3348 void Assembler::fsubr_s(Address src) { | |
| 3349 InstructionMark im(this); | |
| 3350 emit_byte(0xD8); | |
| 3351 emit_operand32(rbp, src); | |
| 3352 } | |
| 3353 | |
| 3354 void Assembler::fsubra(int i) { | |
| 3355 emit_farith(0xDC, 0xE0, i); | |
| 3356 } | |
| 3357 | |
| 3358 void Assembler::fsubrp(int i) { | |
| 3359 emit_farith(0xDE, 0xE0, i); // ST(0) <- ST(1) - ST(0) and pop (Intel manual wrong) | |
| 0 | 3360 } |
| 3361 | |
| 3362 void Assembler::ftan() { | |
| 3363 emit_byte(0xD9); | |
| 3364 emit_byte(0xF2); | |
| 3365 emit_byte(0xDD); | |
| 3366 emit_byte(0xD8); | |
| 3367 } | |
| 3368 | |
| 304 | 3369 void Assembler::ftst() { |
| 0 | 3370 emit_byte(0xD9); |
| 304 | 3371 emit_byte(0xE4); |
| 3372 } | |
| 0 | 3373 |
| 3374 void Assembler::fucomi(int i) { | |
| 3375 // make sure the instruction is supported (introduced for P6, together with cmov) | |
| 3376 guarantee(VM_Version::supports_cmov(), "illegal instruction"); | |
| 3377 emit_farith(0xDB, 0xE8, i); | |
| 3378 } | |
| 3379 | |
| 3380 void Assembler::fucomip(int i) { | |
| 3381 // make sure the instruction is supported (introduced for P6, together with cmov) | |
| 3382 guarantee(VM_Version::supports_cmov(), "illegal instruction"); | |
| 3383 emit_farith(0xDF, 0xE8, i); | |
| 3384 } | |
| 3385 | |
| 3386 void Assembler::fwait() { | |
| 3387 emit_byte(0x9B); | |
| 3388 } | |
| 3389 | |
| 304 | 3390 void Assembler::fxch(int i) { |
| 3391 emit_farith(0xD9, 0xC8, i); | |
| 3392 } | |
| 3393 | |
| 3394 void Assembler::fyl2x() { | |
| 0 | 3395 emit_byte(0xD9); |
| 304 | 3396 emit_byte(0xF1); |
| 3397 } | |
| 3398 | |
| 3399 | |
| 3400 #ifndef _LP64 | |
| 3401 | |
| 3402 void Assembler::incl(Register dst) { | |
| 3403 // Don't use it directly. Use MacroAssembler::incrementl() instead. | |
| 3404 emit_byte(0x40 | dst->encoding()); | |
| 3405 } | |
| 3406 | |
| 3407 void Assembler::lea(Register dst, Address src) { | |
| 3408 leal(dst, src); | |
| 3409 } | |
| 3410 | |
| 3411 void Assembler::mov_literal32(Address dst, int32_t imm32, RelocationHolder const& rspec) { | |
| 3412 InstructionMark im(this); | |
| 3413 emit_byte(0xC7); | |
| 3414 emit_operand(rax, dst); | |
| 3415 emit_data((int)imm32, rspec, 0); | |
| 3416 } | |
| 3417 | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3418 void Assembler::mov_literal32(Register dst, int32_t imm32, RelocationHolder const& rspec) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3419 InstructionMark im(this); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3420 int encode = prefix_and_encode(dst->encoding()); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3421 emit_byte(0xB8 | encode); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3422 emit_data((int)imm32, rspec, 0); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
3423 } |
| 304 | 3424 |
| 3425 void Assembler::popa() { // 32bit | |
| 3426 emit_byte(0x61); | |
| 3427 } | |
| 3428 | |
| 3429 void Assembler::push_literal32(int32_t imm32, RelocationHolder const& rspec) { | |
| 3430 InstructionMark im(this); | |
| 3431 emit_byte(0x68); | |
| 3432 emit_data(imm32, rspec, 0); | |
| 3433 } | |
| 3434 | |
| 3435 void Assembler::pusha() { // 32bit | |
| 3436 emit_byte(0x60); | |
| 3437 } | |
| 3438 | |
| 3439 void Assembler::set_byte_if_not_zero(Register dst) { | |
| 0 | 3440 emit_byte(0x0F); |
| 304 | 3441 emit_byte(0x95); |
| 3442 emit_byte(0xE0 | dst->encoding()); | |
| 3443 } | |
| 3444 | |
| 3445 void Assembler::shldl(Register dst, Register src) { | |
| 0 | 3446 emit_byte(0x0F); |
| 304 | 3447 emit_byte(0xA5); |
| 3448 emit_byte(0xC0 | src->encoding() << 3 | dst->encoding()); | |
| 3449 } | |
| 3450 | |
| 3451 void Assembler::shrdl(Register dst, Register src) { | |
| 0 | 3452 emit_byte(0x0F); |
| 304 | 3453 emit_byte(0xAD); |
| 3454 emit_byte(0xC0 | src->encoding() << 3 | dst->encoding()); | |
| 3455 } | |
| 3456 | |
| 3457 #else // LP64 | |
| 3458 | |
| 1369 | 3459 void Assembler::set_byte_if_not_zero(Register dst) { |
| 3460 int enc = prefix_and_encode(dst->encoding(), true); | |
| 3461 emit_byte(0x0F); | |
| 3462 emit_byte(0x95); | |
| 3463 emit_byte(0xE0 | enc); | |
| 3464 } | |
| 3465 | |
| 304 | 3466 // 64bit only pieces of the assembler |
| 3467 // This should only be used by 64bit instructions that can use rip-relative | |
| 3468 // it cannot be used by instructions that want an immediate value. | |
| 3469 | |
| 3470 bool Assembler::reachable(AddressLiteral adr) { | |
| 3471 int64_t disp; | |
| 3472 // None will force a 64bit literal to the code stream. Likely a placeholder | |
| 3473 // for something that will be patched later and we need to certain it will | |
| 3474 // always be reachable. | |
| 3475 if (adr.reloc() == relocInfo::none) { | |
| 3476 return false; | |
| 3477 } | |
| 3478 if (adr.reloc() == relocInfo::internal_word_type) { | |
| 3479 // This should be rip relative and easily reachable. | |
| 3480 return true; | |
| 3481 } | |
| 3482 if (adr.reloc() == relocInfo::virtual_call_type || | |
| 3483 adr.reloc() == relocInfo::opt_virtual_call_type || | |
| 3484 adr.reloc() == relocInfo::static_call_type || | |
| 3485 adr.reloc() == relocInfo::static_stub_type ) { | |
| 3486 // This should be rip relative within the code cache and easily | |
| 3487 // reachable until we get huge code caches. (At which point | |
| 3488 // ic code is going to have issues). | |
| 3489 return true; | |
| 3490 } | |
| 3491 if (adr.reloc() != relocInfo::external_word_type && | |
| 3492 adr.reloc() != relocInfo::poll_return_type && // these are really external_word but need special | |
| 3493 adr.reloc() != relocInfo::poll_type && // relocs to identify them | |
| 3494 adr.reloc() != relocInfo::runtime_call_type ) { | |
| 3495 return false; | |
| 3496 } | |
| 3497 | |
| 3498 // Stress the correction code | |
| 3499 if (ForceUnreachable) { | |
| 3500 // Must be runtimecall reloc, see if it is in the codecache | |
| 3501 // Flipping stuff in the codecache to be unreachable causes issues | |
| 3502 // with things like inline caches where the additional instructions | |
| 3503 // are not handled. | |
| 3504 if (CodeCache::find_blob(adr._target) == NULL) { | |
| 3505 return false; | |
| 3506 } | |
| 3507 } | |
| 3508 // For external_word_type/runtime_call_type if it is reachable from where we | |
| 3509 // are now (possibly a temp buffer) and where we might end up | |
| 3510 // anywhere in the codeCache then we are always reachable. | |
| 3511 // This would have to change if we ever save/restore shared code | |
| 3512 // to be more pessimistic. | |
| 3513 | |
| 3514 disp = (int64_t)adr._target - ((int64_t)CodeCache::low_bound() + sizeof(int)); | |
| 3515 if (!is_simm32(disp)) return false; | |
| 3516 disp = (int64_t)adr._target - ((int64_t)CodeCache::high_bound() + sizeof(int)); | |
| 3517 if (!is_simm32(disp)) return false; | |
| 3518 | |
| 3519 disp = (int64_t)adr._target - ((int64_t)_code_pos + sizeof(int)); | |
| 3520 | |
| 3521 // Because rip relative is a disp + address_of_next_instruction and we | |
| 3522 // don't know the value of address_of_next_instruction we apply a fudge factor | |
| 3523 // to make sure we will be ok no matter the size of the instruction we get placed into. | |
| 3524 // We don't have to fudge the checks above here because they are already worst case. | |
| 3525 | |
| 3526 // 12 == override/rex byte, opcode byte, rm byte, sib byte, a 4-byte disp , 4-byte literal | |
| 3527 // + 4 because better safe than sorry. | |
| 3528 const int fudge = 12 + 4; | |
| 3529 if (disp < 0) { | |
| 3530 disp -= fudge; | |
| 3531 } else { | |
| 3532 disp += fudge; | |
| 3533 } | |
| 3534 return is_simm32(disp); | |
| 3535 } | |
| 3536 | |
| 3537 void Assembler::emit_data64(jlong data, | |
| 3538 relocInfo::relocType rtype, | |
| 3539 int format) { | |
| 3540 if (rtype == relocInfo::none) { | |
| 3541 emit_long64(data); | |
| 3542 } else { | |
| 3543 emit_data64(data, Relocation::spec_simple(rtype), format); | |
| 3544 } | |
| 3545 } | |
| 3546 | |
| 3547 void Assembler::emit_data64(jlong data, | |
| 3548 RelocationHolder const& rspec, | |
| 3549 int format) { | |
| 3550 assert(imm_operand == 0, "default format must be immediate in this file"); | |
| 3551 assert(imm_operand == format, "must be immediate"); | |
| 3552 assert(inst_mark() != NULL, "must be inside InstructionMark"); | |
| 3553 // Do not use AbstractAssembler::relocate, which is not intended for | |
| 3554 // embedded words. Instead, relocate to the enclosing instruction. | |
| 3555 code_section()->relocate(inst_mark(), rspec, format); | |
| 3556 #ifdef ASSERT | |
| 3557 check_relocation(rspec, format); | |
| 3558 #endif | |
| 3559 emit_long64(data); | |
| 3560 } | |
| 3561 | |
| 3562 int Assembler::prefix_and_encode(int reg_enc, bool byteinst) { | |
| 3563 if (reg_enc >= 8) { | |
| 3564 prefix(REX_B); | |
| 3565 reg_enc -= 8; | |
| 3566 } else if (byteinst && reg_enc >= 4) { | |
| 3567 prefix(REX); | |
| 3568 } | |
| 3569 return reg_enc; | |
| 3570 } | |
| 3571 | |
| 3572 int Assembler::prefixq_and_encode(int reg_enc) { | |
| 3573 if (reg_enc < 8) { | |
| 3574 prefix(REX_W); | |
| 3575 } else { | |
| 3576 prefix(REX_WB); | |
| 3577 reg_enc -= 8; | |
| 3578 } | |
| 3579 return reg_enc; | |
| 3580 } | |
| 3581 | |
| 3582 int Assembler::prefix_and_encode(int dst_enc, int src_enc, bool byteinst) { | |
| 3583 if (dst_enc < 8) { | |
| 3584 if (src_enc >= 8) { | |
| 3585 prefix(REX_B); | |
| 3586 src_enc -= 8; | |
| 3587 } else if (byteinst && src_enc >= 4) { | |
| 3588 prefix(REX); | |
| 3589 } | |
| 3590 } else { | |
| 3591 if (src_enc < 8) { | |
| 3592 prefix(REX_R); | |
| 3593 } else { | |
| 3594 prefix(REX_RB); | |
| 3595 src_enc -= 8; | |
| 3596 } | |
| 3597 dst_enc -= 8; | |
| 3598 } | |
| 3599 return dst_enc << 3 | src_enc; | |
| 3600 } | |
| 3601 | |
| 3602 int Assembler::prefixq_and_encode(int dst_enc, int src_enc) { | |
| 3603 if (dst_enc < 8) { | |
| 3604 if (src_enc < 8) { | |
| 3605 prefix(REX_W); | |
| 3606 } else { | |
| 3607 prefix(REX_WB); | |
| 3608 src_enc -= 8; | |
| 3609 } | |
| 3610 } else { | |
| 3611 if (src_enc < 8) { | |
| 3612 prefix(REX_WR); | |
| 3613 } else { | |
| 3614 prefix(REX_WRB); | |
| 3615 src_enc -= 8; | |
| 3616 } | |
| 3617 dst_enc -= 8; | |
| 3618 } | |
| 3619 return dst_enc << 3 | src_enc; | |
| 3620 } | |
| 3621 | |
| 3622 void Assembler::prefix(Register reg) { | |
| 3623 if (reg->encoding() >= 8) { | |
| 3624 prefix(REX_B); | |
| 3625 } | |
| 3626 } | |
| 3627 | |
| 3628 void Assembler::prefix(Address adr) { | |
| 3629 if (adr.base_needs_rex()) { | |
| 3630 if (adr.index_needs_rex()) { | |
| 3631 prefix(REX_XB); | |
| 3632 } else { | |
| 3633 prefix(REX_B); | |
| 3634 } | |
| 3635 } else { | |
| 3636 if (adr.index_needs_rex()) { | |
| 3637 prefix(REX_X); | |
| 3638 } | |
| 3639 } | |
| 3640 } | |
| 3641 | |
| 3642 void Assembler::prefixq(Address adr) { | |
| 3643 if (adr.base_needs_rex()) { | |
| 3644 if (adr.index_needs_rex()) { | |
| 3645 prefix(REX_WXB); | |
| 3646 } else { | |
| 3647 prefix(REX_WB); | |
| 3648 } | |
| 3649 } else { | |
| 3650 if (adr.index_needs_rex()) { | |
| 3651 prefix(REX_WX); | |
| 3652 } else { | |
| 3653 prefix(REX_W); | |
| 3654 } | |
| 3655 } | |
| 3656 } | |
| 3657 | |
| 3658 | |
| 3659 void Assembler::prefix(Address adr, Register reg, bool byteinst) { | |
| 3660 if (reg->encoding() < 8) { | |
| 3661 if (adr.base_needs_rex()) { | |
| 3662 if (adr.index_needs_rex()) { | |
| 3663 prefix(REX_XB); | |
| 3664 } else { | |
| 3665 prefix(REX_B); | |
| 3666 } | |
| 3667 } else { | |
| 3668 if (adr.index_needs_rex()) { | |
| 3669 prefix(REX_X); | |
| 3670 } else if (reg->encoding() >= 4 ) { | |
| 3671 prefix(REX); | |
| 3672 } | |
| 3673 } | |
| 3674 } else { | |
| 3675 if (adr.base_needs_rex()) { | |
| 3676 if (adr.index_needs_rex()) { | |
| 3677 prefix(REX_RXB); | |
| 3678 } else { | |
| 3679 prefix(REX_RB); | |
| 3680 } | |
| 3681 } else { | |
| 3682 if (adr.index_needs_rex()) { | |
| 3683 prefix(REX_RX); | |
| 3684 } else { | |
| 3685 prefix(REX_R); | |
| 3686 } | |
| 3687 } | |
| 3688 } | |
| 3689 } | |
| 3690 | |
| 3691 void Assembler::prefixq(Address adr, Register src) { | |
| 3692 if (src->encoding() < 8) { | |
| 3693 if (adr.base_needs_rex()) { | |
| 3694 if (adr.index_needs_rex()) { | |
| 3695 prefix(REX_WXB); | |
| 3696 } else { | |
| 3697 prefix(REX_WB); | |
| 3698 } | |
| 3699 } else { | |
| 3700 if (adr.index_needs_rex()) { | |
| 3701 prefix(REX_WX); | |
| 3702 } else { | |
| 3703 prefix(REX_W); | |
| 3704 } | |
| 3705 } | |
| 3706 } else { | |
| 3707 if (adr.base_needs_rex()) { | |
| 3708 if (adr.index_needs_rex()) { | |
| 3709 prefix(REX_WRXB); | |
| 3710 } else { | |
| 3711 prefix(REX_WRB); | |
| 3712 } | |
| 3713 } else { | |
| 3714 if (adr.index_needs_rex()) { | |
| 3715 prefix(REX_WRX); | |
| 3716 } else { | |
| 3717 prefix(REX_WR); | |
| 3718 } | |
| 3719 } | |
| 3720 } | |
| 3721 } | |
| 3722 | |
| 3723 void Assembler::prefix(Address adr, XMMRegister reg) { | |
| 3724 if (reg->encoding() < 8) { | |
| 3725 if (adr.base_needs_rex()) { | |
| 3726 if (adr.index_needs_rex()) { | |
| 3727 prefix(REX_XB); | |
| 3728 } else { | |
| 3729 prefix(REX_B); | |
| 3730 } | |
| 3731 } else { | |
| 3732 if (adr.index_needs_rex()) { | |
| 3733 prefix(REX_X); | |
| 3734 } | |
| 3735 } | |
| 3736 } else { | |
| 3737 if (adr.base_needs_rex()) { | |
| 3738 if (adr.index_needs_rex()) { | |
| 3739 prefix(REX_RXB); | |
| 3740 } else { | |
| 3741 prefix(REX_RB); | |
| 3742 } | |
| 3743 } else { | |
| 3744 if (adr.index_needs_rex()) { | |
| 3745 prefix(REX_RX); | |
| 3746 } else { | |
| 3747 prefix(REX_R); | |
| 3748 } | |
| 3749 } | |
| 3750 } | |
| 3751 } | |
| 3752 | |
| 3753 void Assembler::adcq(Register dst, int32_t imm32) { | |
| 3754 (void) prefixq_and_encode(dst->encoding()); | |
| 3755 emit_arith(0x81, 0xD0, dst, imm32); | |
| 3756 } | |
| 3757 | |
| 3758 void Assembler::adcq(Register dst, Address src) { | |
| 3759 InstructionMark im(this); | |
| 3760 prefixq(src, dst); | |
| 3761 emit_byte(0x13); | |
| 3762 emit_operand(dst, src); | |
| 3763 } | |
| 3764 | |
| 3765 void Assembler::adcq(Register dst, Register src) { | |
| 3766 (int) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3767 emit_arith(0x13, 0xC0, dst, src); | |
| 3768 } | |
| 3769 | |
| 3770 void Assembler::addq(Address dst, int32_t imm32) { | |
| 3771 InstructionMark im(this); | |
| 3772 prefixq(dst); | |
| 3773 emit_arith_operand(0x81, rax, dst,imm32); | |
| 3774 } | |
| 3775 | |
| 3776 void Assembler::addq(Address dst, Register src) { | |
| 3777 InstructionMark im(this); | |
| 3778 prefixq(dst, src); | |
| 3779 emit_byte(0x01); | |
| 3780 emit_operand(src, dst); | |
| 3781 } | |
| 3782 | |
| 3783 void Assembler::addq(Register dst, int32_t imm32) { | |
| 3784 (void) prefixq_and_encode(dst->encoding()); | |
| 3785 emit_arith(0x81, 0xC0, dst, imm32); | |
| 3786 } | |
| 3787 | |
| 3788 void Assembler::addq(Register dst, Address src) { | |
| 3789 InstructionMark im(this); | |
| 3790 prefixq(src, dst); | |
| 3791 emit_byte(0x03); | |
| 3792 emit_operand(dst, src); | |
| 3793 } | |
| 3794 | |
| 3795 void Assembler::addq(Register dst, Register src) { | |
| 3796 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3797 emit_arith(0x03, 0xC0, dst, src); | |
| 3798 } | |
| 3799 | |
| 3800 void Assembler::andq(Register dst, int32_t imm32) { | |
| 3801 (void) prefixq_and_encode(dst->encoding()); | |
| 3802 emit_arith(0x81, 0xE0, dst, imm32); | |
| 3803 } | |
| 3804 | |
| 3805 void Assembler::andq(Register dst, Address src) { | |
| 3806 InstructionMark im(this); | |
| 3807 prefixq(src, dst); | |
| 3808 emit_byte(0x23); | |
| 3809 emit_operand(dst, src); | |
| 3810 } | |
| 3811 | |
| 3812 void Assembler::andq(Register dst, Register src) { | |
| 3813 (int) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3814 emit_arith(0x23, 0xC0, dst, src); | |
| 3815 } | |
| 3816 | |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3817 void Assembler::bsfq(Register dst, Register src) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3818 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3819 emit_byte(0x0F); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3820 emit_byte(0xBC); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3821 emit_byte(0xC0 | encode); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3822 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3823 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3824 void Assembler::bsrq(Register dst, Register src) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3825 assert(!VM_Version::supports_lzcnt(), "encoding is treated as LZCNT"); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3826 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3827 emit_byte(0x0F); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3828 emit_byte(0xBD); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3829 emit_byte(0xC0 | encode); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3830 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
3831 |
| 304 | 3832 void Assembler::bswapq(Register reg) { |
| 3833 int encode = prefixq_and_encode(reg->encoding()); | |
| 3834 emit_byte(0x0F); | |
| 3835 emit_byte(0xC8 | encode); | |
| 3836 } | |
| 3837 | |
| 3838 void Assembler::cdqq() { | |
| 3839 prefix(REX_W); | |
| 3840 emit_byte(0x99); | |
| 3841 } | |
| 3842 | |
| 3843 void Assembler::clflush(Address adr) { | |
| 3844 prefix(adr); | |
| 3845 emit_byte(0x0F); | |
| 3846 emit_byte(0xAE); | |
| 3847 emit_operand(rdi, adr); | |
| 3848 } | |
| 3849 | |
| 3850 void Assembler::cmovq(Condition cc, Register dst, Register src) { | |
| 3851 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3852 emit_byte(0x0F); | |
| 3853 emit_byte(0x40 | cc); | |
| 3854 emit_byte(0xC0 | encode); | |
| 3855 } | |
| 3856 | |
| 3857 void Assembler::cmovq(Condition cc, Register dst, Address src) { | |
| 3858 InstructionMark im(this); | |
| 3859 prefixq(src, dst); | |
| 3860 emit_byte(0x0F); | |
| 3861 emit_byte(0x40 | cc); | |
| 3862 emit_operand(dst, src); | |
| 3863 } | |
| 3864 | |
| 3865 void Assembler::cmpq(Address dst, int32_t imm32) { | |
| 3866 InstructionMark im(this); | |
| 3867 prefixq(dst); | |
| 3868 emit_byte(0x81); | |
| 3869 emit_operand(rdi, dst, 4); | |
| 3870 emit_long(imm32); | |
| 3871 } | |
| 3872 | |
| 3873 void Assembler::cmpq(Register dst, int32_t imm32) { | |
| 3874 (void) prefixq_and_encode(dst->encoding()); | |
| 3875 emit_arith(0x81, 0xF8, dst, imm32); | |
| 3876 } | |
| 3877 | |
| 3878 void Assembler::cmpq(Address dst, Register src) { | |
| 3879 InstructionMark im(this); | |
| 3880 prefixq(dst, src); | |
| 3881 emit_byte(0x3B); | |
| 3882 emit_operand(src, dst); | |
| 3883 } | |
| 3884 | |
| 3885 void Assembler::cmpq(Register dst, Register src) { | |
| 3886 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3887 emit_arith(0x3B, 0xC0, dst, src); | |
| 3888 } | |
| 3889 | |
| 3890 void Assembler::cmpq(Register dst, Address src) { | |
| 3891 InstructionMark im(this); | |
| 3892 prefixq(src, dst); | |
| 3893 emit_byte(0x3B); | |
| 3894 emit_operand(dst, src); | |
| 3895 } | |
| 3896 | |
| 3897 void Assembler::cmpxchgq(Register reg, Address adr) { | |
| 3898 InstructionMark im(this); | |
| 3899 prefixq(adr, reg); | |
| 3900 emit_byte(0x0F); | |
| 3901 emit_byte(0xB1); | |
| 3902 emit_operand(reg, adr); | |
| 3903 } | |
| 3904 | |
| 3905 void Assembler::cvtsi2sdq(XMMRegister dst, Register src) { | |
| 3906 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 3907 emit_byte(0xF2); | |
| 3908 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3909 emit_byte(0x0F); | |
| 3910 emit_byte(0x2A); | |
| 3911 emit_byte(0xC0 | encode); | |
| 3912 } | |
| 3913 | |
| 3914 void Assembler::cvtsi2ssq(XMMRegister dst, Register src) { | |
| 3915 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 3916 emit_byte(0xF3); | |
| 3917 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3918 emit_byte(0x0F); | |
| 3919 emit_byte(0x2A); | |
| 3920 emit_byte(0xC0 | encode); | |
| 3921 } | |
| 3922 | |
| 3923 void Assembler::cvttsd2siq(Register dst, XMMRegister src) { | |
| 3924 NOT_LP64(assert(VM_Version::supports_sse2(), "")); | |
| 3925 emit_byte(0xF2); | |
| 3926 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3927 emit_byte(0x0F); | |
| 3928 emit_byte(0x2C); | |
| 3929 emit_byte(0xC0 | encode); | |
| 3930 } | |
| 3931 | |
| 3932 void Assembler::cvttss2siq(Register dst, XMMRegister src) { | |
| 3933 NOT_LP64(assert(VM_Version::supports_sse(), "")); | |
| 3934 emit_byte(0xF3); | |
| 3935 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3936 emit_byte(0x0F); | |
| 3937 emit_byte(0x2C); | |
| 3938 emit_byte(0xC0 | encode); | |
| 3939 } | |
| 3940 | |
| 3941 void Assembler::decl(Register dst) { | |
| 3942 // Don't use it directly. Use MacroAssembler::decrementl() instead. | |
| 3943 // Use two-byte form (one-byte form is a REX prefix in 64-bit mode) | |
| 3944 int encode = prefix_and_encode(dst->encoding()); | |
| 3945 emit_byte(0xFF); | |
| 3946 emit_byte(0xC8 | encode); | |
| 3947 } | |
| 3948 | |
| 3949 void Assembler::decq(Register dst) { | |
| 3950 // Don't use it directly. Use MacroAssembler::decrementq() instead. | |
| 3951 // Use two-byte form (one-byte from is a REX prefix in 64-bit mode) | |
| 3952 int encode = prefixq_and_encode(dst->encoding()); | |
| 3953 emit_byte(0xFF); | |
| 3954 emit_byte(0xC8 | encode); | |
| 3955 } | |
| 3956 | |
| 3957 void Assembler::decq(Address dst) { | |
| 3958 // Don't use it directly. Use MacroAssembler::decrementq() instead. | |
| 3959 InstructionMark im(this); | |
| 3960 prefixq(dst); | |
| 3961 emit_byte(0xFF); | |
| 3962 emit_operand(rcx, dst); | |
| 3963 } | |
| 3964 | |
| 3965 void Assembler::fxrstor(Address src) { | |
| 3966 prefixq(src); | |
| 3967 emit_byte(0x0F); | |
| 3968 emit_byte(0xAE); | |
| 3969 emit_operand(as_Register(1), src); | |
| 3970 } | |
| 3971 | |
| 3972 void Assembler::fxsave(Address dst) { | |
| 3973 prefixq(dst); | |
| 3974 emit_byte(0x0F); | |
| 3975 emit_byte(0xAE); | |
| 3976 emit_operand(as_Register(0), dst); | |
| 3977 } | |
| 3978 | |
| 3979 void Assembler::idivq(Register src) { | |
| 3980 int encode = prefixq_and_encode(src->encoding()); | |
| 3981 emit_byte(0xF7); | |
| 3982 emit_byte(0xF8 | encode); | |
| 3983 } | |
| 3984 | |
| 3985 void Assembler::imulq(Register dst, Register src) { | |
| 3986 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3987 emit_byte(0x0F); | |
| 3988 emit_byte(0xAF); | |
| 3989 emit_byte(0xC0 | encode); | |
| 3990 } | |
| 3991 | |
| 3992 void Assembler::imulq(Register dst, Register src, int value) { | |
| 3993 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 3994 if (is8bit(value)) { | |
| 3995 emit_byte(0x6B); | |
| 3996 emit_byte(0xC0 | encode); | |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1846
diff
changeset
|
3997 emit_byte(value & 0xFF); |
| 304 | 3998 } else { |
| 3999 emit_byte(0x69); | |
| 4000 emit_byte(0xC0 | encode); | |
| 4001 emit_long(value); | |
| 4002 } | |
| 4003 } | |
| 4004 | |
| 4005 void Assembler::incl(Register dst) { | |
| 4006 // Don't use it directly. Use MacroAssembler::incrementl() instead. | |
| 4007 // Use two-byte form (one-byte from is a REX prefix in 64-bit mode) | |
| 4008 int encode = prefix_and_encode(dst->encoding()); | |
| 4009 emit_byte(0xFF); | |
| 4010 emit_byte(0xC0 | encode); | |
| 4011 } | |
| 4012 | |
| 4013 void Assembler::incq(Register dst) { | |
| 4014 // Don't use it directly. Use MacroAssembler::incrementq() instead. | |
| 4015 // Use two-byte form (one-byte from is a REX prefix in 64-bit mode) | |
| 4016 int encode = prefixq_and_encode(dst->encoding()); | |
| 4017 emit_byte(0xFF); | |
| 4018 emit_byte(0xC0 | encode); | |
| 4019 } | |
| 4020 | |
| 4021 void Assembler::incq(Address dst) { | |
| 4022 // Don't use it directly. Use MacroAssembler::incrementq() instead. | |
| 4023 InstructionMark im(this); | |
| 4024 prefixq(dst); | |
| 4025 emit_byte(0xFF); | |
| 4026 emit_operand(rax, dst); | |
| 4027 } | |
| 4028 | |
| 4029 void Assembler::lea(Register dst, Address src) { | |
| 4030 leaq(dst, src); | |
| 4031 } | |
| 4032 | |
| 4033 void Assembler::leaq(Register dst, Address src) { | |
| 4034 InstructionMark im(this); | |
| 4035 prefixq(src, dst); | |
| 4036 emit_byte(0x8D); | |
| 4037 emit_operand(dst, src); | |
| 4038 } | |
| 4039 | |
| 4040 void Assembler::mov64(Register dst, int64_t imm64) { | |
| 4041 InstructionMark im(this); | |
| 4042 int encode = prefixq_and_encode(dst->encoding()); | |
| 4043 emit_byte(0xB8 | encode); | |
| 4044 emit_long64(imm64); | |
| 4045 } | |
| 4046 | |
| 4047 void Assembler::mov_literal64(Register dst, intptr_t imm64, RelocationHolder const& rspec) { | |
| 4048 InstructionMark im(this); | |
| 4049 int encode = prefixq_and_encode(dst->encoding()); | |
| 4050 emit_byte(0xB8 | encode); | |
| 4051 emit_data64(imm64, rspec); | |
| 4052 } | |
| 4053 | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4054 void Assembler::mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const& rspec) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4055 InstructionMark im(this); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4056 int encode = prefix_and_encode(dst->encoding()); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4057 emit_byte(0xB8 | encode); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4058 emit_data((int)imm32, rspec, narrow_oop_operand); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4059 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4060 |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4061 void Assembler::mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const& rspec) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4062 InstructionMark im(this); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4063 prefix(dst); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4064 emit_byte(0xC7); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4065 emit_operand(rax, dst, 4); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4066 emit_data((int)imm32, rspec, narrow_oop_operand); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4067 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4068 |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4069 void Assembler::cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const& rspec) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4070 InstructionMark im(this); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4071 int encode = prefix_and_encode(src1->encoding()); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4072 emit_byte(0x81); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4073 emit_byte(0xF8 | encode); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4074 emit_data((int)imm32, rspec, narrow_oop_operand); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4075 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4076 |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4077 void Assembler::cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const& rspec) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4078 InstructionMark im(this); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4079 prefix(src1); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4080 emit_byte(0x81); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4081 emit_operand(rax, src1, 4); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4082 emit_data((int)imm32, rspec, narrow_oop_operand); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4083 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
4084 |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4085 void Assembler::lzcntq(Register dst, Register src) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4086 assert(VM_Version::supports_lzcnt(), "encoding is treated as BSR"); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4087 emit_byte(0xF3); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4088 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4089 emit_byte(0x0F); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4090 emit_byte(0xBD); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4091 emit_byte(0xC0 | encode); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4092 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
710
diff
changeset
|
4093 |
| 304 | 4094 void Assembler::movdq(XMMRegister dst, Register src) { |
| 4095 // table D-1 says MMX/SSE2 | |
| 4096 NOT_LP64(assert(VM_Version::supports_sse2() || VM_Version::supports_mmx(), "")); | |
| 0 | 4097 emit_byte(0x66); |
| 304 | 4098 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
| 0 | 4099 emit_byte(0x0F); |
| 304 | 4100 emit_byte(0x6E); |
| 4101 emit_byte(0xC0 | encode); | |
| 4102 } | |
| 4103 | |
| 4104 void Assembler::movdq(Register dst, XMMRegister src) { | |
| 4105 // table D-1 says MMX/SSE2 | |
| 4106 NOT_LP64(assert(VM_Version::supports_sse2() || VM_Version::supports_mmx(), "")); | |
| 0 | 4107 emit_byte(0x66); |
| 304 | 4108 // swap src/dst to get correct prefix |
| 4109 int encode = prefixq_and_encode(src->encoding(), dst->encoding()); | |
| 0 | 4110 emit_byte(0x0F); |
| 4111 emit_byte(0x7E); | |
| 304 | 4112 emit_byte(0xC0 | encode); |
| 4113 } | |
| 4114 | |
| 4115 void Assembler::movq(Register dst, Register src) { | |
| 4116 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4117 emit_byte(0x8B); | |
| 4118 emit_byte(0xC0 | encode); | |
| 4119 } | |
| 4120 | |
| 4121 void Assembler::movq(Register dst, Address src) { | |
| 4122 InstructionMark im(this); | |
| 4123 prefixq(src, dst); | |
| 4124 emit_byte(0x8B); | |
| 4125 emit_operand(dst, src); | |
| 4126 } | |
| 4127 | |
| 4128 void Assembler::movq(Address dst, Register src) { | |
| 4129 InstructionMark im(this); | |
| 4130 prefixq(dst, src); | |
| 4131 emit_byte(0x89); | |
| 4132 emit_operand(src, dst); | |
| 4133 } | |
| 4134 | |
| 624 | 4135 void Assembler::movsbq(Register dst, Address src) { |
| 4136 InstructionMark im(this); | |
| 4137 prefixq(src, dst); | |
| 4138 emit_byte(0x0F); | |
| 4139 emit_byte(0xBE); | |
| 4140 emit_operand(dst, src); | |
| 4141 } | |
| 4142 | |
| 4143 void Assembler::movsbq(Register dst, Register src) { | |
| 4144 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4145 emit_byte(0x0F); | |
| 4146 emit_byte(0xBE); | |
| 4147 emit_byte(0xC0 | encode); | |
| 4148 } | |
| 4149 | |
| 304 | 4150 void Assembler::movslq(Register dst, int32_t imm32) { |
| 4151 // dbx shows movslq(rcx, 3) as movq $0x0000000049000000,(%rbx) | |
| 4152 // and movslq(r8, 3); as movl $0x0000000048000000,(%rbx) | |
| 4153 // as a result we shouldn't use until tested at runtime... | |
| 4154 ShouldNotReachHere(); | |
| 4155 InstructionMark im(this); | |
| 4156 int encode = prefixq_and_encode(dst->encoding()); | |
| 4157 emit_byte(0xC7 | encode); | |
| 4158 emit_long(imm32); | |
| 4159 } | |
| 4160 | |
| 4161 void Assembler::movslq(Address dst, int32_t imm32) { | |
| 4162 assert(is_simm32(imm32), "lost bits"); | |
| 4163 InstructionMark im(this); | |
| 4164 prefixq(dst); | |
| 4165 emit_byte(0xC7); | |
| 4166 emit_operand(rax, dst, 4); | |
| 4167 emit_long(imm32); | |
| 4168 } | |
| 4169 | |
| 4170 void Assembler::movslq(Register dst, Address src) { | |
| 4171 InstructionMark im(this); | |
| 4172 prefixq(src, dst); | |
| 4173 emit_byte(0x63); | |
| 4174 emit_operand(dst, src); | |
| 4175 } | |
| 4176 | |
| 4177 void Assembler::movslq(Register dst, Register src) { | |
| 4178 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4179 emit_byte(0x63); | |
| 4180 emit_byte(0xC0 | encode); | |
| 4181 } | |
| 4182 | |
| 624 | 4183 void Assembler::movswq(Register dst, Address src) { |
| 4184 InstructionMark im(this); | |
| 4185 prefixq(src, dst); | |
| 4186 emit_byte(0x0F); | |
| 4187 emit_byte(0xBF); | |
| 4188 emit_operand(dst, src); | |
| 4189 } | |
| 4190 | |
| 4191 void Assembler::movswq(Register dst, Register src) { | |
| 4192 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4193 emit_byte(0x0F); | |
| 4194 emit_byte(0xBF); | |
| 4195 emit_byte(0xC0 | encode); | |
| 4196 } | |
| 4197 | |
| 4198 void Assembler::movzbq(Register dst, Address src) { | |
| 4199 InstructionMark im(this); | |
| 4200 prefixq(src, dst); | |
| 4201 emit_byte(0x0F); | |
| 4202 emit_byte(0xB6); | |
| 4203 emit_operand(dst, src); | |
| 4204 } | |
| 4205 | |
| 4206 void Assembler::movzbq(Register dst, Register src) { | |
| 4207 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4208 emit_byte(0x0F); | |
| 4209 emit_byte(0xB6); | |
| 4210 emit_byte(0xC0 | encode); | |
| 4211 } | |
| 4212 | |
| 4213 void Assembler::movzwq(Register dst, Address src) { | |
| 4214 InstructionMark im(this); | |
| 4215 prefixq(src, dst); | |
| 4216 emit_byte(0x0F); | |
| 4217 emit_byte(0xB7); | |
| 4218 emit_operand(dst, src); | |
| 4219 } | |
| 4220 | |
| 4221 void Assembler::movzwq(Register dst, Register src) { | |
| 4222 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4223 emit_byte(0x0F); | |
| 4224 emit_byte(0xB7); | |
| 4225 emit_byte(0xC0 | encode); | |
| 4226 } | |
| 4227 | |
| 304 | 4228 void Assembler::negq(Register dst) { |
| 4229 int encode = prefixq_and_encode(dst->encoding()); | |
| 4230 emit_byte(0xF7); | |
| 4231 emit_byte(0xD8 | encode); | |
| 4232 } | |
| 4233 | |
| 4234 void Assembler::notq(Register dst) { | |
| 4235 int encode = prefixq_and_encode(dst->encoding()); | |
| 4236 emit_byte(0xF7); | |
| 4237 emit_byte(0xD0 | encode); | |
| 4238 } | |
| 4239 | |
| 4240 void Assembler::orq(Address dst, int32_t imm32) { | |
| 4241 InstructionMark im(this); | |
| 4242 prefixq(dst); | |
| 4243 emit_byte(0x81); | |
| 4244 emit_operand(rcx, dst, 4); | |
| 4245 emit_long(imm32); | |
| 4246 } | |
| 4247 | |
| 4248 void Assembler::orq(Register dst, int32_t imm32) { | |
| 4249 (void) prefixq_and_encode(dst->encoding()); | |
| 4250 emit_arith(0x81, 0xC8, dst, imm32); | |
| 4251 } | |
| 4252 | |
| 4253 void Assembler::orq(Register dst, Address src) { | |
| 4254 InstructionMark im(this); | |
| 4255 prefixq(src, dst); | |
| 4256 emit_byte(0x0B); | |
| 4257 emit_operand(dst, src); | |
| 4258 } | |
| 4259 | |
| 4260 void Assembler::orq(Register dst, Register src) { | |
| 4261 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4262 emit_arith(0x0B, 0xC0, dst, src); | |
| 4263 } | |
| 4264 | |
| 4265 void Assembler::popa() { // 64bit | |
| 4266 movq(r15, Address(rsp, 0)); | |
| 4267 movq(r14, Address(rsp, wordSize)); | |
| 4268 movq(r13, Address(rsp, 2 * wordSize)); | |
| 4269 movq(r12, Address(rsp, 3 * wordSize)); | |
| 4270 movq(r11, Address(rsp, 4 * wordSize)); | |
| 4271 movq(r10, Address(rsp, 5 * wordSize)); | |
| 4272 movq(r9, Address(rsp, 6 * wordSize)); | |
| 4273 movq(r8, Address(rsp, 7 * wordSize)); | |
| 4274 movq(rdi, Address(rsp, 8 * wordSize)); | |
| 4275 movq(rsi, Address(rsp, 9 * wordSize)); | |
| 4276 movq(rbp, Address(rsp, 10 * wordSize)); | |
| 4277 // skip rsp | |
| 4278 movq(rbx, Address(rsp, 12 * wordSize)); | |
| 4279 movq(rdx, Address(rsp, 13 * wordSize)); | |
| 4280 movq(rcx, Address(rsp, 14 * wordSize)); | |
| 4281 movq(rax, Address(rsp, 15 * wordSize)); | |
| 4282 | |
| 4283 addq(rsp, 16 * wordSize); | |
| 4284 } | |
| 4285 | |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4286 void Assembler::popcntq(Register dst, Address src) { |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4287 assert(VM_Version::supports_popcnt(), "must support"); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4288 InstructionMark im(this); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4289 emit_byte(0xF3); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4290 prefixq(src, dst); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4291 emit_byte(0x0F); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4292 emit_byte(0xB8); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4293 emit_operand(dst, src); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4294 } |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4295 |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4296 void Assembler::popcntq(Register dst, Register src) { |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4297 assert(VM_Version::supports_popcnt(), "must support"); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4298 emit_byte(0xF3); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4299 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4300 emit_byte(0x0F); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4301 emit_byte(0xB8); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4302 emit_byte(0xC0 | encode); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4303 } |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
4304 |
| 304 | 4305 void Assembler::popq(Address dst) { |
| 4306 InstructionMark im(this); | |
| 4307 prefixq(dst); | |
| 4308 emit_byte(0x8F); | |
| 4309 emit_operand(rax, dst); | |
| 4310 } | |
| 4311 | |
| 4312 void Assembler::pusha() { // 64bit | |
| 4313 // we have to store original rsp. ABI says that 128 bytes | |
| 4314 // below rsp are local scratch. | |
| 4315 movq(Address(rsp, -5 * wordSize), rsp); | |
| 4316 | |
| 4317 subq(rsp, 16 * wordSize); | |
| 4318 | |
| 4319 movq(Address(rsp, 15 * wordSize), rax); | |
| 4320 movq(Address(rsp, 14 * wordSize), rcx); | |
| 4321 movq(Address(rsp, 13 * wordSize), rdx); | |
| 4322 movq(Address(rsp, 12 * wordSize), rbx); | |
| 4323 // skip rsp | |
| 4324 movq(Address(rsp, 10 * wordSize), rbp); | |
| 4325 movq(Address(rsp, 9 * wordSize), rsi); | |
| 4326 movq(Address(rsp, 8 * wordSize), rdi); | |
| 4327 movq(Address(rsp, 7 * wordSize), r8); | |
| 4328 movq(Address(rsp, 6 * wordSize), r9); | |
| 4329 movq(Address(rsp, 5 * wordSize), r10); | |
| 4330 movq(Address(rsp, 4 * wordSize), r11); | |
| 4331 movq(Address(rsp, 3 * wordSize), r12); | |
| 4332 movq(Address(rsp, 2 * wordSize), r13); | |
| 4333 movq(Address(rsp, wordSize), r14); | |
| 4334 movq(Address(rsp, 0), r15); | |
| 4335 } | |
| 4336 | |
| 4337 void Assembler::pushq(Address src) { | |
| 4338 InstructionMark im(this); | |
| 4339 prefixq(src); | |
| 4340 emit_byte(0xFF); | |
| 4341 emit_operand(rsi, src); | |
| 4342 } | |
| 4343 | |
| 4344 void Assembler::rclq(Register dst, int imm8) { | |
| 4345 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
| 4346 int encode = prefixq_and_encode(dst->encoding()); | |
| 4347 if (imm8 == 1) { | |
| 4348 emit_byte(0xD1); | |
| 4349 emit_byte(0xD0 | encode); | |
| 4350 } else { | |
| 4351 emit_byte(0xC1); | |
| 4352 emit_byte(0xD0 | encode); | |
| 4353 emit_byte(imm8); | |
| 4354 } | |
| 4355 } | |
| 4356 void Assembler::sarq(Register dst, int imm8) { | |
| 4357 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
| 4358 int encode = prefixq_and_encode(dst->encoding()); | |
| 4359 if (imm8 == 1) { | |
| 4360 emit_byte(0xD1); | |
| 4361 emit_byte(0xF8 | encode); | |
| 4362 } else { | |
| 4363 emit_byte(0xC1); | |
| 4364 emit_byte(0xF8 | encode); | |
| 4365 emit_byte(imm8); | |
| 4366 } | |
| 4367 } | |
| 4368 | |
| 4369 void Assembler::sarq(Register dst) { | |
| 4370 int encode = prefixq_and_encode(dst->encoding()); | |
| 4371 emit_byte(0xD3); | |
| 4372 emit_byte(0xF8 | encode); | |
| 4373 } | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4374 |
| 304 | 4375 void Assembler::sbbq(Address dst, int32_t imm32) { |
| 4376 InstructionMark im(this); | |
| 4377 prefixq(dst); | |
| 4378 emit_arith_operand(0x81, rbx, dst, imm32); | |
| 4379 } | |
| 4380 | |
| 4381 void Assembler::sbbq(Register dst, int32_t imm32) { | |
| 4382 (void) prefixq_and_encode(dst->encoding()); | |
| 4383 emit_arith(0x81, 0xD8, dst, imm32); | |
| 4384 } | |
| 4385 | |
| 4386 void Assembler::sbbq(Register dst, Address src) { | |
| 4387 InstructionMark im(this); | |
| 4388 prefixq(src, dst); | |
| 4389 emit_byte(0x1B); | |
| 4390 emit_operand(dst, src); | |
| 4391 } | |
| 4392 | |
| 4393 void Assembler::sbbq(Register dst, Register src) { | |
| 4394 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4395 emit_arith(0x1B, 0xC0, dst, src); | |
| 4396 } | |
| 4397 | |
| 4398 void Assembler::shlq(Register dst, int imm8) { | |
| 4399 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
| 4400 int encode = prefixq_and_encode(dst->encoding()); | |
| 4401 if (imm8 == 1) { | |
| 4402 emit_byte(0xD1); | |
| 4403 emit_byte(0xE0 | encode); | |
| 4404 } else { | |
| 4405 emit_byte(0xC1); | |
| 4406 emit_byte(0xE0 | encode); | |
| 4407 emit_byte(imm8); | |
| 4408 } | |
| 4409 } | |
| 4410 | |
| 4411 void Assembler::shlq(Register dst) { | |
| 4412 int encode = prefixq_and_encode(dst->encoding()); | |
| 4413 emit_byte(0xD3); | |
| 4414 emit_byte(0xE0 | encode); | |
| 4415 } | |
| 4416 | |
| 4417 void Assembler::shrq(Register dst, int imm8) { | |
| 4418 assert(isShiftCount(imm8 >> 1), "illegal shift count"); | |
| 4419 int encode = prefixq_and_encode(dst->encoding()); | |
| 4420 emit_byte(0xC1); | |
| 4421 emit_byte(0xE8 | encode); | |
| 4422 emit_byte(imm8); | |
| 4423 } | |
| 4424 | |
| 4425 void Assembler::shrq(Register dst) { | |
| 4426 int encode = prefixq_and_encode(dst->encoding()); | |
| 4427 emit_byte(0xD3); | |
| 4428 emit_byte(0xE8 | encode); | |
| 4429 } | |
| 4430 | |
| 4431 void Assembler::subq(Address dst, int32_t imm32) { | |
| 4432 InstructionMark im(this); | |
| 4433 prefixq(dst); | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4434 emit_arith_operand(0x81, rbp, dst, imm32); |
| 304 | 4435 } |
| 4436 | |
| 4437 void Assembler::subq(Address dst, Register src) { | |
| 4438 InstructionMark im(this); | |
| 4439 prefixq(dst, src); | |
| 4440 emit_byte(0x29); | |
| 4441 emit_operand(src, dst); | |
| 4442 } | |
| 4443 | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4444 void Assembler::subq(Register dst, int32_t imm32) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4445 (void) prefixq_and_encode(dst->encoding()); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4446 emit_arith(0x81, 0xE8, dst, imm32); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4447 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
4448 |
| 304 | 4449 void Assembler::subq(Register dst, Address src) { |
| 4450 InstructionMark im(this); | |
| 4451 prefixq(src, dst); | |
| 4452 emit_byte(0x2B); | |
| 4453 emit_operand(dst, src); | |
| 4454 } | |
| 4455 | |
| 4456 void Assembler::subq(Register dst, Register src) { | |
| 4457 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4458 emit_arith(0x2B, 0xC0, dst, src); | |
| 4459 } | |
| 4460 | |
| 4461 void Assembler::testq(Register dst, int32_t imm32) { | |
| 4462 // not using emit_arith because test | |
| 4463 // doesn't support sign-extension of | |
| 4464 // 8bit operands | |
| 4465 int encode = dst->encoding(); | |
| 4466 if (encode == 0) { | |
| 4467 prefix(REX_W); | |
| 4468 emit_byte(0xA9); | |
| 4469 } else { | |
| 4470 encode = prefixq_and_encode(encode); | |
| 4471 emit_byte(0xF7); | |
| 4472 emit_byte(0xC0 | encode); | |
| 4473 } | |
| 4474 emit_long(imm32); | |
| 4475 } | |
| 4476 | |
| 4477 void Assembler::testq(Register dst, Register src) { | |
| 4478 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4479 emit_arith(0x85, 0xC0, dst, src); | |
| 4480 } | |
| 4481 | |
| 4482 void Assembler::xaddq(Address dst, Register src) { | |
| 4483 InstructionMark im(this); | |
| 4484 prefixq(dst, src); | |
| 71 | 4485 emit_byte(0x0F); |
| 304 | 4486 emit_byte(0xC1); |
| 4487 emit_operand(src, dst); | |
| 4488 } | |
| 4489 | |
| 4490 void Assembler::xchgq(Register dst, Address src) { | |
| 4491 InstructionMark im(this); | |
| 4492 prefixq(src, dst); | |
| 4493 emit_byte(0x87); | |
| 4494 emit_operand(dst, src); | |
| 4495 } | |
| 4496 | |
| 4497 void Assembler::xchgq(Register dst, Register src) { | |
| 4498 int encode = prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4499 emit_byte(0x87); | |
| 4500 emit_byte(0xc0 | encode); | |
| 4501 } | |
| 4502 | |
| 4503 void Assembler::xorq(Register dst, Register src) { | |
| 4504 (void) prefixq_and_encode(dst->encoding(), src->encoding()); | |
| 4505 emit_arith(0x33, 0xC0, dst, src); | |
| 4506 } | |
| 4507 | |
| 4508 void Assembler::xorq(Register dst, Address src) { | |
| 4509 InstructionMark im(this); | |
| 4510 prefixq(src, dst); | |
| 4511 emit_byte(0x33); | |
| 4512 emit_operand(dst, src); | |
| 4513 } | |
| 4514 | |
| 4515 #endif // !LP64 | |
| 4516 | |
| 4517 static Assembler::Condition reverse[] = { | |
| 4518 Assembler::noOverflow /* overflow = 0x0 */ , | |
| 4519 Assembler::overflow /* noOverflow = 0x1 */ , | |
| 4520 Assembler::aboveEqual /* carrySet = 0x2, below = 0x2 */ , | |
| 4521 Assembler::below /* aboveEqual = 0x3, carryClear = 0x3 */ , | |
| 4522 Assembler::notZero /* zero = 0x4, equal = 0x4 */ , | |
| 4523 Assembler::zero /* notZero = 0x5, notEqual = 0x5 */ , | |
| 4524 Assembler::above /* belowEqual = 0x6 */ , | |
| 4525 Assembler::belowEqual /* above = 0x7 */ , | |
| 4526 Assembler::positive /* negative = 0x8 */ , | |
| 4527 Assembler::negative /* positive = 0x9 */ , | |
| 4528 Assembler::noParity /* parity = 0xa */ , | |
| 4529 Assembler::parity /* noParity = 0xb */ , | |
| 4530 Assembler::greaterEqual /* less = 0xc */ , | |
| 4531 Assembler::less /* greaterEqual = 0xd */ , | |
| 4532 Assembler::greater /* lessEqual = 0xe */ , | |
| 4533 Assembler::lessEqual /* greater = 0xf, */ | |
| 4534 | |
| 4535 }; | |
| 4536 | |
| 0 | 4537 |
| 4538 // Implementation of MacroAssembler | |
| 4539 | |
| 304 | 4540 // First all the versions that have distinct versions depending on 32/64 bit |
| 4541 // Unless the difference is trivial (1 line or so). | |
| 4542 | |
| 4543 #ifndef _LP64 | |
| 4544 | |
| 4545 // 32bit versions | |
| 4546 | |
| 0 | 4547 Address MacroAssembler::as_Address(AddressLiteral adr) { |
| 4548 return Address(adr.target(), adr.rspec()); | |
| 4549 } | |
| 4550 | |
| 4551 Address MacroAssembler::as_Address(ArrayAddress adr) { | |
| 4552 return Address::make_array(adr); | |
| 4553 } | |
| 4554 | |
| 304 | 4555 int MacroAssembler::biased_locking_enter(Register lock_reg, |
| 4556 Register obj_reg, | |
| 4557 Register swap_reg, | |
| 4558 Register tmp_reg, | |
| 4559 bool swap_reg_contains_mark, | |
| 4560 Label& done, | |
| 4561 Label* slow_case, | |
| 4562 BiasedLockingCounters* counters) { | |
| 4563 assert(UseBiasedLocking, "why call this otherwise?"); | |
| 4564 assert(swap_reg == rax, "swap_reg must be rax, for cmpxchg"); | |
| 4565 assert_different_registers(lock_reg, obj_reg, swap_reg); | |
| 4566 | |
| 4567 if (PrintBiasedLockingStatistics && counters == NULL) | |
| 4568 counters = BiasedLocking::counters(); | |
| 4569 | |
| 4570 bool need_tmp_reg = false; | |
| 4571 if (tmp_reg == noreg) { | |
| 4572 need_tmp_reg = true; | |
| 4573 tmp_reg = lock_reg; | |
| 4574 } else { | |
| 4575 assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg); | |
| 4576 } | |
| 4577 assert(markOopDesc::age_shift == markOopDesc::lock_bits + markOopDesc::biased_lock_bits, "biased locking makes assumptions about bit layout"); | |
| 4578 Address mark_addr (obj_reg, oopDesc::mark_offset_in_bytes()); | |
| 4579 Address klass_addr (obj_reg, oopDesc::klass_offset_in_bytes()); | |
| 4580 Address saved_mark_addr(lock_reg, 0); | |
| 4581 | |
| 4582 // Biased locking | |
| 4583 // See whether the lock is currently biased toward our thread and | |
| 4584 // whether the epoch is still valid | |
| 4585 // Note that the runtime guarantees sufficient alignment of JavaThread | |
| 4586 // pointers to allow age to be placed into low bits | |
| 4587 // First check to see whether biasing is even enabled for this object | |
| 4588 Label cas_label; | |
| 4589 int null_check_offset = -1; | |
| 4590 if (!swap_reg_contains_mark) { | |
| 4591 null_check_offset = offset(); | |
| 4592 movl(swap_reg, mark_addr); | |
| 4593 } | |
| 4594 if (need_tmp_reg) { | |
| 4595 push(tmp_reg); | |
| 4596 } | |
| 4597 movl(tmp_reg, swap_reg); | |
| 4598 andl(tmp_reg, markOopDesc::biased_lock_mask_in_place); | |
| 4599 cmpl(tmp_reg, markOopDesc::biased_lock_pattern); | |
| 4600 if (need_tmp_reg) { | |
| 4601 pop(tmp_reg); | |
| 4602 } | |
| 4603 jcc(Assembler::notEqual, cas_label); | |
| 4604 // The bias pattern is present in the object's header. Need to check | |
| 4605 // whether the bias owner and the epoch are both still current. | |
| 4606 // Note that because there is no current thread register on x86 we | |
| 4607 // need to store off the mark word we read out of the object to | |
| 4608 // avoid reloading it and needing to recheck invariants below. This | |
| 4609 // store is unfortunate but it makes the overall code shorter and | |
| 4610 // simpler. | |
| 4611 movl(saved_mark_addr, swap_reg); | |
| 4612 if (need_tmp_reg) { | |
| 4613 push(tmp_reg); | |
| 4614 } | |
| 4615 get_thread(tmp_reg); | |
| 4616 xorl(swap_reg, tmp_reg); | |
| 4617 if (swap_reg_contains_mark) { | |
| 4618 null_check_offset = offset(); | |
| 4619 } | |
| 4620 movl(tmp_reg, klass_addr); | |
| 4621 xorl(swap_reg, Address(tmp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); | |
| 4622 andl(swap_reg, ~((int) markOopDesc::age_mask_in_place)); | |
| 4623 if (need_tmp_reg) { | |
| 4624 pop(tmp_reg); | |
| 4625 } | |
| 4626 if (counters != NULL) { | |
| 4627 cond_inc32(Assembler::zero, | |
| 4628 ExternalAddress((address)counters->biased_lock_entry_count_addr())); | |
| 4629 } | |
| 4630 jcc(Assembler::equal, done); | |
| 4631 | |
| 4632 Label try_revoke_bias; | |
| 4633 Label try_rebias; | |
| 4634 | |
| 4635 // At this point we know that the header has the bias pattern and | |
| 4636 // that we are not the bias owner in the current epoch. We need to | |
| 4637 // figure out more details about the state of the header in order to | |
| 4638 // know what operations can be legally performed on the object's | |
| 4639 // header. | |
| 4640 | |
| 4641 // If the low three bits in the xor result aren't clear, that means | |
| 4642 // the prototype header is no longer biased and we have to revoke | |
| 4643 // the bias on this object. | |
| 4644 testl(swap_reg, markOopDesc::biased_lock_mask_in_place); | |
| 4645 jcc(Assembler::notZero, try_revoke_bias); | |
| 4646 | |
| 4647 // Biasing is still enabled for this data type. See whether the | |
| 4648 // epoch of the current bias is still valid, meaning that the epoch | |
| 4649 // bits of the mark word are equal to the epoch bits of the | |
| 4650 // prototype header. (Note that the prototype header's epoch bits | |
| 4651 // only change at a safepoint.) If not, attempt to rebias the object | |
| 4652 // toward the current thread. Note that we must be absolutely sure | |
| 4653 // that the current epoch is invalid in order to do this because | |
| 4654 // otherwise the manipulations it performs on the mark word are | |
| 4655 // illegal. | |
| 4656 testl(swap_reg, markOopDesc::epoch_mask_in_place); | |
| 4657 jcc(Assembler::notZero, try_rebias); | |
| 4658 | |
| 4659 // The epoch of the current bias is still valid but we know nothing | |
| 4660 // about the owner; it might be set or it might be clear. Try to | |
| 4661 // acquire the bias of the object using an atomic operation. If this | |
| 4662 // fails we will go in to the runtime to revoke the object's bias. | |
| 4663 // Note that we first construct the presumed unbiased header so we | |
| 4664 // don't accidentally blow away another thread's valid bias. | |
| 4665 movl(swap_reg, saved_mark_addr); | |
| 4666 andl(swap_reg, | |
| 4667 markOopDesc::biased_lock_mask_in_place | markOopDesc::age_mask_in_place | markOopDesc::epoch_mask_in_place); | |
| 4668 if (need_tmp_reg) { | |
| 4669 push(tmp_reg); | |
| 4670 } | |
| 4671 get_thread(tmp_reg); | |
| 4672 orl(tmp_reg, swap_reg); | |
| 4673 if (os::is_MP()) { | |
| 4674 lock(); | |
| 4675 } | |
| 4676 cmpxchgptr(tmp_reg, Address(obj_reg, 0)); | |
| 4677 if (need_tmp_reg) { | |
| 4678 pop(tmp_reg); | |
| 4679 } | |
| 4680 // If the biasing toward our thread failed, this means that | |
| 4681 // another thread succeeded in biasing it toward itself and we | |
| 4682 // need to revoke that bias. The revocation will occur in the | |
| 4683 // interpreter runtime in the slow case. | |
| 4684 if (counters != NULL) { | |
| 4685 cond_inc32(Assembler::zero, | |
| 4686 ExternalAddress((address)counters->anonymously_biased_lock_entry_count_addr())); | |
| 4687 } | |
| 4688 if (slow_case != NULL) { | |
| 4689 jcc(Assembler::notZero, *slow_case); | |
| 4690 } | |
| 4691 jmp(done); | |
| 4692 | |
| 4693 bind(try_rebias); | |
| 4694 // At this point we know the epoch has expired, meaning that the | |
| 4695 // current "bias owner", if any, is actually invalid. Under these | |
| 4696 // circumstances _only_, we are allowed to use the current header's | |
| 4697 // value as the comparison value when doing the cas to acquire the | |
| 4698 // bias in the current epoch. In other words, we allow transfer of | |
| 4699 // the bias from one thread to another directly in this situation. | |
| 4700 // | |
| 4701 // FIXME: due to a lack of registers we currently blow away the age | |
| 4702 // bits in this situation. Should attempt to preserve them. | |
| 4703 if (need_tmp_reg) { | |
| 4704 push(tmp_reg); | |
| 4705 } | |
| 4706 get_thread(tmp_reg); | |
| 4707 movl(swap_reg, klass_addr); | |
| 4708 orl(tmp_reg, Address(swap_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); | |
| 4709 movl(swap_reg, saved_mark_addr); | |
| 4710 if (os::is_MP()) { | |
| 4711 lock(); | |
| 4712 } | |
| 4713 cmpxchgptr(tmp_reg, Address(obj_reg, 0)); | |
| 4714 if (need_tmp_reg) { | |
| 4715 pop(tmp_reg); | |
| 4716 } | |
| 4717 // If the biasing toward our thread failed, then another thread | |
| 4718 // succeeded in biasing it toward itself and we need to revoke that | |
| 4719 // bias. The revocation will occur in the runtime in the slow case. | |
| 4720 if (counters != NULL) { | |
| 4721 cond_inc32(Assembler::zero, | |
| 4722 ExternalAddress((address)counters->rebiased_lock_entry_count_addr())); | |
| 4723 } | |
| 4724 if (slow_case != NULL) { | |
| 4725 jcc(Assembler::notZero, *slow_case); | |
| 4726 } | |
| 4727 jmp(done); | |
| 4728 | |
| 4729 bind(try_revoke_bias); | |
| 4730 // The prototype mark in the klass doesn't have the bias bit set any | |
| 4731 // more, indicating that objects of this data type are not supposed | |
| 4732 // to be biased any more. We are going to try to reset the mark of | |
| 4733 // this object to the prototype value and fall through to the | |
| 4734 // CAS-based locking scheme. Note that if our CAS fails, it means | |
| 4735 // that another thread raced us for the privilege of revoking the | |
| 4736 // bias of this particular object, so it's okay to continue in the | |
| 4737 // normal locking code. | |
| 4738 // | |
| 4739 // FIXME: due to a lack of registers we currently blow away the age | |
| 4740 // bits in this situation. Should attempt to preserve them. | |
| 4741 movl(swap_reg, saved_mark_addr); | |
| 4742 if (need_tmp_reg) { | |
| 4743 push(tmp_reg); | |
| 4744 } | |
| 4745 movl(tmp_reg, klass_addr); | |
| 4746 movl(tmp_reg, Address(tmp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); | |
| 4747 if (os::is_MP()) { | |
| 4748 lock(); | |
| 4749 } | |
| 4750 cmpxchgptr(tmp_reg, Address(obj_reg, 0)); | |
| 4751 if (need_tmp_reg) { | |
| 4752 pop(tmp_reg); | |
| 4753 } | |
| 4754 // Fall through to the normal CAS-based lock, because no matter what | |
| 4755 // the result of the above CAS, some thread must have succeeded in | |
| 4756 // removing the bias bit from the object's header. | |
| 4757 if (counters != NULL) { | |
| 4758 cond_inc32(Assembler::zero, | |
| 4759 ExternalAddress((address)counters->revoked_lock_entry_count_addr())); | |
| 4760 } | |
| 4761 | |
| 4762 bind(cas_label); | |
| 4763 | |
| 4764 return null_check_offset; | |
| 4765 } | |
| 4766 void MacroAssembler::call_VM_leaf_base(address entry_point, | |
| 4767 int number_of_arguments) { | |
| 4768 call(RuntimeAddress(entry_point)); | |
| 4769 increment(rsp, number_of_arguments * wordSize); | |
| 4770 } | |
| 4771 | |
| 4772 void MacroAssembler::cmpoop(Address src1, jobject obj) { | |
| 4773 cmp_literal32(src1, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
| 4774 } | |
| 4775 | |
| 4776 void MacroAssembler::cmpoop(Register src1, jobject obj) { | |
| 4777 cmp_literal32(src1, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
| 4778 } | |
| 4779 | |
| 4780 void MacroAssembler::extend_sign(Register hi, Register lo) { | |
| 4781 // According to Intel Doc. AP-526, "Integer Divide", p.18. | |
| 4782 if (VM_Version::is_P6() && hi == rdx && lo == rax) { | |
| 4783 cdql(); | |
| 4784 } else { | |
| 4785 movl(hi, lo); | |
| 4786 sarl(hi, 31); | |
| 4787 } | |
| 4788 } | |
| 4789 | |
| 0 | 4790 void MacroAssembler::fat_nop() { |
| 4791 // A 5 byte nop that is safe for patching (see patch_verified_entry) | |
| 4792 emit_byte(0x26); // es: | |
| 4793 emit_byte(0x2e); // cs: | |
| 4794 emit_byte(0x64); // fs: | |
| 4795 emit_byte(0x65); // gs: | |
| 4796 emit_byte(0x90); | |
| 4797 } | |
| 4798 | |
| 304 | 4799 void MacroAssembler::jC2(Register tmp, Label& L) { |
| 4800 // set parity bit if FPU flag C2 is set (via rax) | |
| 4801 save_rax(tmp); | |
| 4802 fwait(); fnstsw_ax(); | |
| 4803 sahf(); | |
| 4804 restore_rax(tmp); | |
| 4805 // branch | |
| 4806 jcc(Assembler::parity, L); | |
| 4807 } | |
| 4808 | |
| 4809 void MacroAssembler::jnC2(Register tmp, Label& L) { | |
| 4810 // set parity bit if FPU flag C2 is set (via rax) | |
| 4811 save_rax(tmp); | |
| 4812 fwait(); fnstsw_ax(); | |
| 4813 sahf(); | |
| 4814 restore_rax(tmp); | |
| 4815 // branch | |
| 4816 jcc(Assembler::noParity, L); | |
| 4817 } | |
| 4818 | |
| 0 | 4819 // 32bit can do a case table jump in one instruction but we no longer allow the base |
| 4820 // to be installed in the Address class | |
| 4821 void MacroAssembler::jump(ArrayAddress entry) { | |
| 4822 jmp(as_Address(entry)); | |
| 4823 } | |
| 4824 | |
| 304 | 4825 // Note: y_lo will be destroyed |
| 4826 void MacroAssembler::lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo) { | |
| 4827 // Long compare for Java (semantics as described in JVM spec.) | |
| 4828 Label high, low, done; | |
| 4829 | |
| 4830 cmpl(x_hi, y_hi); | |
| 4831 jcc(Assembler::less, low); | |
| 4832 jcc(Assembler::greater, high); | |
| 4833 // x_hi is the return register | |
| 4834 xorl(x_hi, x_hi); | |
| 4835 cmpl(x_lo, y_lo); | |
| 4836 jcc(Assembler::below, low); | |
| 4837 jcc(Assembler::equal, done); | |
| 4838 | |
| 4839 bind(high); | |
| 4840 xorl(x_hi, x_hi); | |
| 4841 increment(x_hi); | |
| 4842 jmp(done); | |
| 4843 | |
| 4844 bind(low); | |
| 4845 xorl(x_hi, x_hi); | |
| 4846 decrementl(x_hi); | |
| 4847 | |
| 4848 bind(done); | |
| 4849 } | |
| 4850 | |
| 4851 void MacroAssembler::lea(Register dst, AddressLiteral src) { | |
| 4852 mov_literal32(dst, (int32_t)src.target(), src.rspec()); | |
| 0 | 4853 } |
| 4854 | |
| 4855 void MacroAssembler::lea(Address dst, AddressLiteral adr) { | |
| 4856 // leal(dst, as_Address(adr)); | |
| 304 | 4857 // see note in movl as to why we must use a move |
| 0 | 4858 mov_literal32(dst, (int32_t) adr.target(), adr.rspec()); |
| 4859 } | |
| 4860 | |
| 4861 void MacroAssembler::leave() { | |
| 304 | 4862 mov(rsp, rbp); |
| 4863 pop(rbp); | |
| 4864 } | |
| 0 | 4865 |
| 4866 void MacroAssembler::lmul(int x_rsp_offset, int y_rsp_offset) { | |
| 4867 // Multiplication of two Java long values stored on the stack | |
| 4868 // as illustrated below. Result is in rdx:rax. | |
| 4869 // | |
| 4870 // rsp ---> [ ?? ] \ \ | |
| 4871 // .... | y_rsp_offset | | |
| 4872 // [ y_lo ] / (in bytes) | x_rsp_offset | |
| 4873 // [ y_hi ] | (in bytes) | |
| 4874 // .... | | |
| 4875 // [ x_lo ] / | |
| 4876 // [ x_hi ] | |
| 4877 // .... | |
| 4878 // | |
| 4879 // Basic idea: lo(result) = lo(x_lo * y_lo) | |
| 4880 // hi(result) = hi(x_lo * y_lo) + lo(x_hi * y_lo) + lo(x_lo * y_hi) | |
| 4881 Address x_hi(rsp, x_rsp_offset + wordSize); Address x_lo(rsp, x_rsp_offset); | |
| 4882 Address y_hi(rsp, y_rsp_offset + wordSize); Address y_lo(rsp, y_rsp_offset); | |
| 4883 Label quick; | |
| 4884 // load x_hi, y_hi and check if quick | |
| 4885 // multiplication is possible | |
| 4886 movl(rbx, x_hi); | |
| 4887 movl(rcx, y_hi); | |
| 4888 movl(rax, rbx); | |
| 4889 orl(rbx, rcx); // rbx, = 0 <=> x_hi = 0 and y_hi = 0 | |
| 4890 jcc(Assembler::zero, quick); // if rbx, = 0 do quick multiply | |
| 4891 // do full multiplication | |
| 4892 // 1st step | |
| 4893 mull(y_lo); // x_hi * y_lo | |
| 4894 movl(rbx, rax); // save lo(x_hi * y_lo) in rbx, | |
| 4895 // 2nd step | |
| 4896 movl(rax, x_lo); | |
| 4897 mull(rcx); // x_lo * y_hi | |
| 4898 addl(rbx, rax); // add lo(x_lo * y_hi) to rbx, | |
| 4899 // 3rd step | |
| 4900 bind(quick); // note: rbx, = 0 if quick multiply! | |
| 4901 movl(rax, x_lo); | |
| 4902 mull(y_lo); // x_lo * y_lo | |
| 4903 addl(rdx, rbx); // correct hi(x_lo * y_lo) | |
| 4904 } | |
| 4905 | |
| 304 | 4906 void MacroAssembler::lneg(Register hi, Register lo) { |
| 4907 negl(lo); | |
| 4908 adcl(hi, 0); | |
| 4909 negl(hi); | |
| 4910 } | |
| 0 | 4911 |
| 4912 void MacroAssembler::lshl(Register hi, Register lo) { | |
| 4913 // Java shift left long support (semantics as described in JVM spec., p.305) | |
| 4914 // (basic idea for shift counts s >= n: x << s == (x << n) << (s - n)) | |
| 4915 // shift value is in rcx ! | |
| 4916 assert(hi != rcx, "must not use rcx"); | |
| 4917 assert(lo != rcx, "must not use rcx"); | |
| 4918 const Register s = rcx; // shift count | |
| 4919 const int n = BitsPerWord; | |
| 4920 Label L; | |
| 4921 andl(s, 0x3f); // s := s & 0x3f (s < 0x40) | |
| 4922 cmpl(s, n); // if (s < n) | |
| 4923 jcc(Assembler::less, L); // else (s >= n) | |
| 4924 movl(hi, lo); // x := x << n | |
| 4925 xorl(lo, lo); | |
| 4926 // Note: subl(s, n) is not needed since the Intel shift instructions work rcx mod n! | |
| 4927 bind(L); // s (mod n) < n | |
| 4928 shldl(hi, lo); // x := x << s | |
| 4929 shll(lo); | |
| 4930 } | |
| 4931 | |
| 4932 | |
| 4933 void MacroAssembler::lshr(Register hi, Register lo, bool sign_extension) { | |
| 4934 // Java shift right long support (semantics as described in JVM spec., p.306 & p.310) | |
| 4935 // (basic idea for shift counts s >= n: x >> s == (x >> n) >> (s - n)) | |
| 4936 assert(hi != rcx, "must not use rcx"); | |
| 4937 assert(lo != rcx, "must not use rcx"); | |
| 4938 const Register s = rcx; // shift count | |
| 4939 const int n = BitsPerWord; | |
| 4940 Label L; | |
| 4941 andl(s, 0x3f); // s := s & 0x3f (s < 0x40) | |
| 4942 cmpl(s, n); // if (s < n) | |
| 4943 jcc(Assembler::less, L); // else (s >= n) | |
| 4944 movl(lo, hi); // x := x >> n | |
| 4945 if (sign_extension) sarl(hi, 31); | |
| 4946 else xorl(hi, hi); | |
| 4947 // Note: subl(s, n) is not needed since the Intel shift instructions work rcx mod n! | |
| 4948 bind(L); // s (mod n) < n | |
| 4949 shrdl(lo, hi); // x := x >> s | |
| 4950 if (sign_extension) sarl(hi); | |
| 4951 else shrl(hi); | |
| 4952 } | |
| 4953 | |
| 304 | 4954 void MacroAssembler::movoop(Register dst, jobject obj) { |
| 4955 mov_literal32(dst, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
| 4956 } | |
| 4957 | |
| 4958 void MacroAssembler::movoop(Address dst, jobject obj) { | |
| 4959 mov_literal32(dst, (int32_t)obj, oop_Relocation::spec_for_immediate()); | |
| 4960 } | |
| 4961 | |
| 4962 void MacroAssembler::movptr(Register dst, AddressLiteral src) { | |
| 4963 if (src.is_lval()) { | |
| 4964 mov_literal32(dst, (intptr_t)src.target(), src.rspec()); | |
| 4965 } else { | |
| 4966 movl(dst, as_Address(src)); | |
| 4967 } | |
| 4968 } | |
| 4969 | |
| 4970 void MacroAssembler::movptr(ArrayAddress dst, Register src) { | |
| 4971 movl(as_Address(dst), src); | |
| 4972 } | |
| 4973 | |
| 4974 void MacroAssembler::movptr(Register dst, ArrayAddress src) { | |
| 4975 movl(dst, as_Address(src)); | |
| 4976 } | |
| 4977 | |
| 4978 // src should NEVER be a real pointer. Use AddressLiteral for true pointers | |
| 4979 void MacroAssembler::movptr(Address dst, intptr_t src) { | |
| 4980 movl(dst, src); | |
| 4981 } | |
| 4982 | |
| 4983 | |
| 4984 void MacroAssembler::pop_callee_saved_registers() { | |
| 4985 pop(rcx); | |
| 4986 pop(rdx); | |
| 4987 pop(rdi); | |
| 4988 pop(rsi); | |
| 4989 } | |
| 4990 | |
| 4991 void MacroAssembler::pop_fTOS() { | |
| 4992 fld_d(Address(rsp, 0)); | |
| 4993 addl(rsp, 2 * wordSize); | |
| 4994 } | |
| 4995 | |
| 4996 void MacroAssembler::push_callee_saved_registers() { | |
| 4997 push(rsi); | |
| 4998 push(rdi); | |
| 4999 push(rdx); | |
| 5000 push(rcx); | |
| 5001 } | |
| 5002 | |
| 5003 void MacroAssembler::push_fTOS() { | |
| 5004 subl(rsp, 2 * wordSize); | |
| 5005 fstp_d(Address(rsp, 0)); | |
| 5006 } | |
| 5007 | |
| 5008 | |
| 5009 void MacroAssembler::pushoop(jobject obj) { | |
| 5010 push_literal32((int32_t)obj, oop_Relocation::spec_for_immediate()); | |
| 5011 } | |
| 5012 | |
| 5013 | |
| 5014 void MacroAssembler::pushptr(AddressLiteral src) { | |
| 5015 if (src.is_lval()) { | |
| 5016 push_literal32((int32_t)src.target(), src.rspec()); | |
| 5017 } else { | |
| 5018 pushl(as_Address(src)); | |
| 5019 } | |
| 5020 } | |
| 5021 | |
| 5022 void MacroAssembler::set_word_if_not_zero(Register dst) { | |
| 5023 xorl(dst, dst); | |
| 5024 set_byte_if_not_zero(dst); | |
| 5025 } | |
| 5026 | |
| 5027 static void pass_arg0(MacroAssembler* masm, Register arg) { | |
| 5028 masm->push(arg); | |
| 5029 } | |
| 5030 | |
| 5031 static void pass_arg1(MacroAssembler* masm, Register arg) { | |
| 5032 masm->push(arg); | |
| 5033 } | |
| 5034 | |
| 5035 static void pass_arg2(MacroAssembler* masm, Register arg) { | |
| 5036 masm->push(arg); | |
| 5037 } | |
| 5038 | |
| 5039 static void pass_arg3(MacroAssembler* masm, Register arg) { | |
| 5040 masm->push(arg); | |
| 5041 } | |
| 5042 | |
| 5043 #ifndef PRODUCT | |
| 5044 extern "C" void findpc(intptr_t x); | |
| 5045 #endif | |
| 5046 | |
| 5047 void MacroAssembler::debug32(int rdi, int rsi, int rbp, int rsp, int rbx, int rdx, int rcx, int rax, int eip, char* msg) { | |
| 5048 // In order to get locks to work, we need to fake a in_VM state | |
| 5049 JavaThread* thread = JavaThread::current(); | |
| 5050 JavaThreadState saved_state = thread->thread_state(); | |
| 5051 thread->set_thread_state(_thread_in_vm); | |
| 5052 if (ShowMessageBoxOnError) { | |
| 5053 JavaThread* thread = JavaThread::current(); | |
| 5054 JavaThreadState saved_state = thread->thread_state(); | |
| 5055 thread->set_thread_state(_thread_in_vm); | |
| 5056 if (CountBytecodes || TraceBytecodes || StopInterpreterAt) { | |
| 5057 ttyLocker ttyl; | |
| 5058 BytecodeCounter::print(); | |
| 5059 } | |
| 5060 // To see where a verify_oop failed, get $ebx+40/X for this frame. | |
| 5061 // This is the value of eip which points to where verify_oop will return. | |
| 5062 if (os::message_box(msg, "Execution stopped, print registers?")) { | |
| 5063 ttyLocker ttyl; | |
| 5064 tty->print_cr("eip = 0x%08x", eip); | |
| 5065 #ifndef PRODUCT | |
|
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5066 if ((WizardMode || Verbose) && PrintMiscellaneous) { |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5067 tty->cr(); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5068 findpc(eip); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5069 tty->cr(); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5070 } |
| 304 | 5071 #endif |
|
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5072 tty->print_cr("rax = 0x%08x", rax); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5073 tty->print_cr("rbx = 0x%08x", rbx); |
| 304 | 5074 tty->print_cr("rcx = 0x%08x", rcx); |
| 5075 tty->print_cr("rdx = 0x%08x", rdx); | |
| 5076 tty->print_cr("rdi = 0x%08x", rdi); | |
| 5077 tty->print_cr("rsi = 0x%08x", rsi); | |
|
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5078 tty->print_cr("rbp = 0x%08x", rbp); |
| 304 | 5079 tty->print_cr("rsp = 0x%08x", rsp); |
| 5080 BREAKPOINT; | |
|
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
5081 assert(false, "start up GDB"); |
| 304 | 5082 } |
| 5083 } else { | |
| 5084 ttyLocker ttyl; | |
| 5085 ::tty->print_cr("=============== DEBUG MESSAGE: %s ================\n", msg); | |
| 5086 assert(false, "DEBUG MESSAGE"); | |
| 5087 } | |
| 5088 ThreadStateTransition::transition(thread, _thread_in_vm, saved_state); | |
| 5089 } | |
| 5090 | |
| 5091 void MacroAssembler::stop(const char* msg) { | |
| 5092 ExternalAddress message((address)msg); | |
| 5093 // push address of message | |
| 5094 pushptr(message.addr()); | |
| 5095 { Label L; call(L, relocInfo::none); bind(L); } // push eip | |
| 5096 pusha(); // push registers | |
| 5097 call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::debug32))); | |
| 5098 hlt(); | |
| 5099 } | |
| 5100 | |
| 5101 void MacroAssembler::warn(const char* msg) { | |
| 5102 push_CPU_state(); | |
| 5103 | |
| 5104 ExternalAddress message((address) msg); | |
| 5105 // push address of message | |
| 5106 pushptr(message.addr()); | |
| 5107 | |
| 5108 call(RuntimeAddress(CAST_FROM_FN_PTR(address, warning))); | |
| 5109 addl(rsp, wordSize); // discard argument | |
| 5110 pop_CPU_state(); | |
| 5111 } | |
| 5112 | |
| 5113 #else // _LP64 | |
| 5114 | |
| 5115 // 64 bit versions | |
| 5116 | |
| 5117 Address MacroAssembler::as_Address(AddressLiteral adr) { | |
| 5118 // amd64 always does this as a pc-rel | |
| 5119 // we can be absolute or disp based on the instruction type | |
| 5120 // jmp/call are displacements others are absolute | |
| 5121 assert(!adr.is_lval(), "must be rval"); | |
| 5122 assert(reachable(adr), "must be"); | |
| 5123 return Address((int32_t)(intptr_t)(adr.target() - pc()), adr.target(), adr.reloc()); | |
| 5124 | |
| 5125 } | |
| 5126 | |
| 5127 Address MacroAssembler::as_Address(ArrayAddress adr) { | |
| 5128 AddressLiteral base = adr.base(); | |
| 5129 lea(rscratch1, base); | |
| 5130 Address index = adr.index(); | |
| 5131 assert(index._disp == 0, "must not have disp"); // maybe it can? | |
| 5132 Address array(rscratch1, index._index, index._scale, index._disp); | |
| 5133 return array; | |
| 5134 } | |
| 5135 | |
| 5136 int MacroAssembler::biased_locking_enter(Register lock_reg, | |
| 5137 Register obj_reg, | |
| 5138 Register swap_reg, | |
| 5139 Register tmp_reg, | |
| 5140 bool swap_reg_contains_mark, | |
| 5141 Label& done, | |
| 5142 Label* slow_case, | |
| 5143 BiasedLockingCounters* counters) { | |
| 5144 assert(UseBiasedLocking, "why call this otherwise?"); | |
| 5145 assert(swap_reg == rax, "swap_reg must be rax for cmpxchgq"); | |
| 5146 assert(tmp_reg != noreg, "tmp_reg must be supplied"); | |
| 5147 assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg); | |
| 5148 assert(markOopDesc::age_shift == markOopDesc::lock_bits + markOopDesc::biased_lock_bits, "biased locking makes assumptions about bit layout"); | |
| 5149 Address mark_addr (obj_reg, oopDesc::mark_offset_in_bytes()); | |
| 5150 Address saved_mark_addr(lock_reg, 0); | |
| 5151 | |
| 5152 if (PrintBiasedLockingStatistics && counters == NULL) | |
| 5153 counters = BiasedLocking::counters(); | |
| 5154 | |
| 5155 // Biased locking | |
| 5156 // See whether the lock is currently biased toward our thread and | |
| 5157 // whether the epoch is still valid | |
| 5158 // Note that the runtime guarantees sufficient alignment of JavaThread | |
| 5159 // pointers to allow age to be placed into low bits | |
| 5160 // First check to see whether biasing is even enabled for this object | |
| 5161 Label cas_label; | |
| 5162 int null_check_offset = -1; | |
| 5163 if (!swap_reg_contains_mark) { | |
| 5164 null_check_offset = offset(); | |
| 5165 movq(swap_reg, mark_addr); | |
| 5166 } | |
| 5167 movq(tmp_reg, swap_reg); | |
| 5168 andq(tmp_reg, markOopDesc::biased_lock_mask_in_place); | |
| 5169 cmpq(tmp_reg, markOopDesc::biased_lock_pattern); | |
| 5170 jcc(Assembler::notEqual, cas_label); | |
| 5171 // The bias pattern is present in the object's header. Need to check | |
| 5172 // whether the bias owner and the epoch are both still current. | |
| 5173 load_prototype_header(tmp_reg, obj_reg); | |
| 5174 orq(tmp_reg, r15_thread); | |
| 5175 xorq(tmp_reg, swap_reg); | |
| 5176 andq(tmp_reg, ~((int) markOopDesc::age_mask_in_place)); | |
| 5177 if (counters != NULL) { | |
| 5178 cond_inc32(Assembler::zero, | |
| 5179 ExternalAddress((address) counters->anonymously_biased_lock_entry_count_addr())); | |
| 5180 } | |
| 0 | 5181 jcc(Assembler::equal, done); |
| 5182 | |
| 304 | 5183 Label try_revoke_bias; |
| 5184 Label try_rebias; | |
| 5185 | |
| 5186 // At this point we know that the header has the bias pattern and | |
| 5187 // that we are not the bias owner in the current epoch. We need to | |
| 5188 // figure out more details about the state of the header in order to | |
| 5189 // know what operations can be legally performed on the object's | |
| 5190 // header. | |
| 5191 | |
| 5192 // If the low three bits in the xor result aren't clear, that means | |
| 5193 // the prototype header is no longer biased and we have to revoke | |
| 5194 // the bias on this object. | |
| 5195 testq(tmp_reg, markOopDesc::biased_lock_mask_in_place); | |
| 5196 jcc(Assembler::notZero, try_revoke_bias); | |
| 5197 | |
| 5198 // Biasing is still enabled for this data type. See whether the | |
| 5199 // epoch of the current bias is still valid, meaning that the epoch | |
| 5200 // bits of the mark word are equal to the epoch bits of the | |
| 5201 // prototype header. (Note that the prototype header's epoch bits | |
| 5202 // only change at a safepoint.) If not, attempt to rebias the object | |
| 5203 // toward the current thread. Note that we must be absolutely sure | |
| 5204 // that the current epoch is invalid in order to do this because | |
| 5205 // otherwise the manipulations it performs on the mark word are | |
| 5206 // illegal. | |
| 5207 testq(tmp_reg, markOopDesc::epoch_mask_in_place); | |
| 5208 jcc(Assembler::notZero, try_rebias); | |
| 5209 | |
| 5210 // The epoch of the current bias is still valid but we know nothing | |
| 5211 // about the owner; it might be set or it might be clear. Try to | |
| 5212 // acquire the bias of the object using an atomic operation. If this | |
| 5213 // fails we will go in to the runtime to revoke the object's bias. | |
| 5214 // Note that we first construct the presumed unbiased header so we | |
| 5215 // don't accidentally blow away another thread's valid bias. | |
| 5216 andq(swap_reg, | |
| 5217 markOopDesc::biased_lock_mask_in_place | markOopDesc::age_mask_in_place | markOopDesc::epoch_mask_in_place); | |
| 5218 movq(tmp_reg, swap_reg); | |
| 5219 orq(tmp_reg, r15_thread); | |
| 5220 if (os::is_MP()) { | |
| 5221 lock(); | |
| 5222 } | |
| 5223 cmpxchgq(tmp_reg, Address(obj_reg, 0)); | |
| 5224 // If the biasing toward our thread failed, this means that | |
| 5225 // another thread succeeded in biasing it toward itself and we | |
| 5226 // need to revoke that bias. The revocation will occur in the | |
| 5227 // interpreter runtime in the slow case. | |
| 5228 if (counters != NULL) { | |
| 5229 cond_inc32(Assembler::zero, | |
| 5230 ExternalAddress((address) counters->anonymously_biased_lock_entry_count_addr())); | |
| 5231 } | |
| 5232 if (slow_case != NULL) { | |
| 5233 jcc(Assembler::notZero, *slow_case); | |
| 5234 } | |
| 0 | 5235 jmp(done); |
| 5236 | |
| 304 | 5237 bind(try_rebias); |
| 5238 // At this point we know the epoch has expired, meaning that the | |
| 5239 // current "bias owner", if any, is actually invalid. Under these | |
| 5240 // circumstances _only_, we are allowed to use the current header's | |
| 5241 // value as the comparison value when doing the cas to acquire the | |
| 5242 // bias in the current epoch. In other words, we allow transfer of | |
| 5243 // the bias from one thread to another directly in this situation. | |
| 5244 // | |
| 5245 // FIXME: due to a lack of registers we currently blow away the age | |
| 5246 // bits in this situation. Should attempt to preserve them. | |
| 5247 load_prototype_header(tmp_reg, obj_reg); | |
| 5248 orq(tmp_reg, r15_thread); | |
| 5249 if (os::is_MP()) { | |
| 5250 lock(); | |
| 5251 } | |
| 5252 cmpxchgq(tmp_reg, Address(obj_reg, 0)); | |
| 5253 // If the biasing toward our thread failed, then another thread | |
| 5254 // succeeded in biasing it toward itself and we need to revoke that | |
| 5255 // bias. The revocation will occur in the runtime in the slow case. | |
| 5256 if (counters != NULL) { | |
| 5257 cond_inc32(Assembler::zero, | |
| 5258 ExternalAddress((address) counters->rebiased_lock_entry_count_addr())); | |
| 5259 } | |
| 5260 if (slow_case != NULL) { | |
| 5261 jcc(Assembler::notZero, *slow_case); | |
| 0 | 5262 } |
| 5263 jmp(done); | |
| 5264 | |
| 304 | 5265 bind(try_revoke_bias); |
| 5266 // The prototype mark in the klass doesn't have the bias bit set any | |
| 5267 // more, indicating that objects of this data type are not supposed | |
| 5268 // to be biased any more. We are going to try to reset the mark of | |
| 5269 // this object to the prototype value and fall through to the | |
| 5270 // CAS-based locking scheme. Note that if our CAS fails, it means | |
| 5271 // that another thread raced us for the privilege of revoking the | |
| 5272 // bias of this particular object, so it's okay to continue in the | |
| 5273 // normal locking code. | |
| 5274 // | |
| 5275 // FIXME: due to a lack of registers we currently blow away the age | |
| 5276 // bits in this situation. Should attempt to preserve them. | |
| 5277 load_prototype_header(tmp_reg, obj_reg); | |
| 5278 if (os::is_MP()) { | |
| 5279 lock(); | |
| 5280 } | |
| 5281 cmpxchgq(tmp_reg, Address(obj_reg, 0)); | |
| 5282 // Fall through to the normal CAS-based lock, because no matter what | |
| 5283 // the result of the above CAS, some thread must have succeeded in | |
| 5284 // removing the bias bit from the object's header. | |
| 5285 if (counters != NULL) { | |
| 5286 cond_inc32(Assembler::zero, | |
| 5287 ExternalAddress((address) counters->revoked_lock_entry_count_addr())); | |
| 5288 } | |
| 5289 | |
| 5290 bind(cas_label); | |
| 5291 | |
| 5292 return null_check_offset; | |
| 5293 } | |
| 5294 | |
| 5295 void MacroAssembler::call_VM_leaf_base(address entry_point, int num_args) { | |
| 5296 Label L, E; | |
| 5297 | |
| 5298 #ifdef _WIN64 | |
| 5299 // Windows always allocates space for it's register args | |
| 5300 assert(num_args <= 4, "only register arguments supported"); | |
| 5301 subq(rsp, frame::arg_reg_save_area_bytes); | |
| 5302 #endif | |
| 5303 | |
| 5304 // Align stack if necessary | |
| 5305 testl(rsp, 15); | |
| 5306 jcc(Assembler::zero, L); | |
| 5307 | |
| 5308 subq(rsp, 8); | |
| 5309 { | |
| 5310 call(RuntimeAddress(entry_point)); | |
| 5311 } | |
| 5312 addq(rsp, 8); | |
| 5313 jmp(E); | |
| 5314 | |
| 5315 bind(L); | |
| 5316 { | |
| 5317 call(RuntimeAddress(entry_point)); | |
| 5318 } | |
| 5319 | |
| 5320 bind(E); | |
| 5321 | |
| 5322 #ifdef _WIN64 | |
| 5323 // restore stack pointer | |
| 5324 addq(rsp, frame::arg_reg_save_area_bytes); | |
| 5325 #endif | |
| 5326 | |
| 5327 } | |
| 5328 | |
| 5329 void MacroAssembler::cmp64(Register src1, AddressLiteral src2) { | |
| 5330 assert(!src2.is_lval(), "should use cmpptr"); | |
| 5331 | |
| 5332 if (reachable(src2)) { | |
| 5333 cmpq(src1, as_Address(src2)); | |
| 5334 } else { | |
| 5335 lea(rscratch1, src2); | |
| 5336 Assembler::cmpq(src1, Address(rscratch1, 0)); | |
| 5337 } | |
| 5338 } | |
| 5339 | |
| 5340 int MacroAssembler::corrected_idivq(Register reg) { | |
| 5341 // Full implementation of Java ldiv and lrem; checks for special | |
| 5342 // case as described in JVM spec., p.243 & p.271. The function | |
| 5343 // returns the (pc) offset of the idivl instruction - may be needed | |
| 5344 // for implicit exceptions. | |
| 5345 // | |
| 5346 // normal case special case | |
| 5347 // | |
| 5348 // input : rax: dividend min_long | |
| 5349 // reg: divisor (may not be eax/edx) -1 | |
| 5350 // | |
| 5351 // output: rax: quotient (= rax idiv reg) min_long | |
| 5352 // rdx: remainder (= rax irem reg) 0 | |
| 5353 assert(reg != rax && reg != rdx, "reg cannot be rax or rdx register"); | |
| 5354 static const int64_t min_long = 0x8000000000000000; | |
| 5355 Label normal_case, special_case; | |
| 5356 | |
| 5357 // check for special case | |
| 5358 cmp64(rax, ExternalAddress((address) &min_long)); | |
| 5359 jcc(Assembler::notEqual, normal_case); | |
| 5360 xorl(rdx, rdx); // prepare rdx for possible special case (where | |
| 5361 // remainder = 0) | |
| 5362 cmpq(reg, -1); | |
| 5363 jcc(Assembler::equal, special_case); | |
| 5364 | |
| 5365 // handle normal case | |
| 5366 bind(normal_case); | |
| 5367 cdqq(); | |
| 5368 int idivq_offset = offset(); | |
| 5369 idivq(reg); | |
| 5370 | |
| 5371 // normal and special case exit | |
| 5372 bind(special_case); | |
| 5373 | |
| 5374 return idivq_offset; | |
| 5375 } | |
| 5376 | |
| 5377 void MacroAssembler::decrementq(Register reg, int value) { | |
| 5378 if (value == min_jint) { subq(reg, value); return; } | |
| 5379 if (value < 0) { incrementq(reg, -value); return; } | |
| 5380 if (value == 0) { ; return; } | |
| 5381 if (value == 1 && UseIncDec) { decq(reg) ; return; } | |
| 5382 /* else */ { subq(reg, value) ; return; } | |
| 5383 } | |
| 5384 | |
| 5385 void MacroAssembler::decrementq(Address dst, int value) { | |
| 5386 if (value == min_jint) { subq(dst, value); return; } | |
| 5387 if (value < 0) { incrementq(dst, -value); return; } | |
| 5388 if (value == 0) { ; return; } | |
| 5389 if (value == 1 && UseIncDec) { decq(dst) ; return; } | |
| 5390 /* else */ { subq(dst, value) ; return; } | |
| 5391 } | |
| 5392 | |
| 5393 void MacroAssembler::fat_nop() { | |
| 5394 // A 5 byte nop that is safe for patching (see patch_verified_entry) | |
| 5395 // Recommened sequence from 'Software Optimization Guide for the AMD | |
| 5396 // Hammer Processor' | |
| 5397 emit_byte(0x66); | |
| 5398 emit_byte(0x66); | |
| 5399 emit_byte(0x90); | |
| 5400 emit_byte(0x66); | |
| 5401 emit_byte(0x90); | |
| 5402 } | |
| 5403 | |
| 5404 void MacroAssembler::incrementq(Register reg, int value) { | |
| 5405 if (value == min_jint) { addq(reg, value); return; } | |
| 5406 if (value < 0) { decrementq(reg, -value); return; } | |
| 5407 if (value == 0) { ; return; } | |
| 5408 if (value == 1 && UseIncDec) { incq(reg) ; return; } | |
| 5409 /* else */ { addq(reg, value) ; return; } | |
| 5410 } | |
| 5411 | |
| 5412 void MacroAssembler::incrementq(Address dst, int value) { | |
| 5413 if (value == min_jint) { addq(dst, value); return; } | |
| 5414 if (value < 0) { decrementq(dst, -value); return; } | |
| 5415 if (value == 0) { ; return; } | |
| 5416 if (value == 1 && UseIncDec) { incq(dst) ; return; } | |
| 5417 /* else */ { addq(dst, value) ; return; } | |
| 5418 } | |
| 5419 | |
| 5420 // 32bit can do a case table jump in one instruction but we no longer allow the base | |
| 5421 // to be installed in the Address class | |
| 5422 void MacroAssembler::jump(ArrayAddress entry) { | |
| 5423 lea(rscratch1, entry.base()); | |
| 5424 Address dispatch = entry.index(); | |
| 5425 assert(dispatch._base == noreg, "must be"); | |
| 5426 dispatch._base = rscratch1; | |
| 5427 jmp(dispatch); | |
| 5428 } | |
| 5429 | |
| 5430 void MacroAssembler::lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo) { | |
| 5431 ShouldNotReachHere(); // 64bit doesn't use two regs | |
| 5432 cmpq(x_lo, y_lo); | |
| 5433 } | |
| 5434 | |
| 5435 void MacroAssembler::lea(Register dst, AddressLiteral src) { | |
| 5436 mov_literal64(dst, (intptr_t)src.target(), src.rspec()); | |
| 5437 } | |
| 5438 | |
| 5439 void MacroAssembler::lea(Address dst, AddressLiteral adr) { | |
| 5440 mov_literal64(rscratch1, (intptr_t)adr.target(), adr.rspec()); | |
| 5441 movptr(dst, rscratch1); | |
| 5442 } | |
| 5443 | |
| 5444 void MacroAssembler::leave() { | |
| 5445 // %%% is this really better? Why not on 32bit too? | |
| 5446 emit_byte(0xC9); // LEAVE | |
| 5447 } | |
| 5448 | |
| 5449 void MacroAssembler::lneg(Register hi, Register lo) { | |
| 5450 ShouldNotReachHere(); // 64bit doesn't use two regs | |
| 5451 negq(lo); | |
| 5452 } | |
| 5453 | |
| 5454 void MacroAssembler::movoop(Register dst, jobject obj) { | |
| 5455 mov_literal64(dst, (intptr_t)obj, oop_Relocation::spec_for_immediate()); | |
| 5456 } | |
| 5457 | |
| 5458 void MacroAssembler::movoop(Address dst, jobject obj) { | |
| 5459 mov_literal64(rscratch1, (intptr_t)obj, oop_Relocation::spec_for_immediate()); | |
| 5460 movq(dst, rscratch1); | |
| 5461 } | |
| 5462 | |
| 5463 void MacroAssembler::movptr(Register dst, AddressLiteral src) { | |
| 5464 if (src.is_lval()) { | |
| 5465 mov_literal64(dst, (intptr_t)src.target(), src.rspec()); | |
| 5466 } else { | |
| 5467 if (reachable(src)) { | |
| 5468 movq(dst, as_Address(src)); | |
| 5469 } else { | |
| 5470 lea(rscratch1, src); | |
| 5471 movq(dst, Address(rscratch1,0)); | |
| 0 | 5472 } |
| 304 | 5473 } |
| 5474 } | |
| 5475 | |
| 5476 void MacroAssembler::movptr(ArrayAddress dst, Register src) { | |
| 5477 movq(as_Address(dst), src); | |
| 5478 } | |
| 5479 | |
| 5480 void MacroAssembler::movptr(Register dst, ArrayAddress src) { | |
| 5481 movq(dst, as_Address(src)); | |
| 5482 } | |
| 5483 | |
| 5484 // src should NEVER be a real pointer. Use AddressLiteral for true pointers | |
| 5485 void MacroAssembler::movptr(Address dst, intptr_t src) { | |
| 5486 mov64(rscratch1, src); | |
| 5487 movq(dst, rscratch1); | |
| 5488 } | |
| 5489 | |
| 5490 // These are mostly for initializing NULL | |
| 5491 void MacroAssembler::movptr(Address dst, int32_t src) { | |
| 5492 movslq(dst, src); | |
| 5493 } | |
| 5494 | |
| 5495 void MacroAssembler::movptr(Register dst, int32_t src) { | |
| 5496 mov64(dst, (intptr_t)src); | |
| 5497 } | |
| 5498 | |
| 5499 void MacroAssembler::pushoop(jobject obj) { | |
| 5500 movoop(rscratch1, obj); | |
| 5501 push(rscratch1); | |
| 5502 } | |
| 5503 | |
| 5504 void MacroAssembler::pushptr(AddressLiteral src) { | |
| 5505 lea(rscratch1, src); | |
| 5506 if (src.is_lval()) { | |
| 5507 push(rscratch1); | |
| 5508 } else { | |
| 5509 pushq(Address(rscratch1, 0)); | |
| 5510 } | |
| 5511 } | |
| 5512 | |
| 5513 void MacroAssembler::reset_last_Java_frame(bool clear_fp, | |
| 5514 bool clear_pc) { | |
| 5515 // we must set sp to zero to clear frame | |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5516 movptr(Address(r15_thread, JavaThread::last_Java_sp_offset()), NULL_WORD); |
| 304 | 5517 // must clear fp, so that compiled frames are not confused; it is |
| 5518 // possible that we need it only for debugging | |
| 5519 if (clear_fp) { | |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5520 movptr(Address(r15_thread, JavaThread::last_Java_fp_offset()), NULL_WORD); |
| 304 | 5521 } |
| 5522 | |
| 5523 if (clear_pc) { | |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5524 movptr(Address(r15_thread, JavaThread::last_Java_pc_offset()), NULL_WORD); |
| 304 | 5525 } |
| 5526 } | |
| 5527 | |
| 5528 void MacroAssembler::set_last_Java_frame(Register last_java_sp, | |
| 5529 Register last_java_fp, | |
| 5530 address last_java_pc) { | |
| 5531 // determine last_java_sp register | |
| 5532 if (!last_java_sp->is_valid()) { | |
| 5533 last_java_sp = rsp; | |
| 5534 } | |
| 5535 | |
| 5536 // last_java_fp is optional | |
| 5537 if (last_java_fp->is_valid()) { | |
| 5538 movptr(Address(r15_thread, JavaThread::last_Java_fp_offset()), | |
| 5539 last_java_fp); | |
| 5540 } | |
| 5541 | |
| 5542 // last_java_pc is optional | |
| 5543 if (last_java_pc != NULL) { | |
| 5544 Address java_pc(r15_thread, | |
| 5545 JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset()); | |
| 5546 lea(rscratch1, InternalAddress(last_java_pc)); | |
| 5547 movptr(java_pc, rscratch1); | |
| 5548 } | |
| 5549 | |
| 5550 movptr(Address(r15_thread, JavaThread::last_Java_sp_offset()), last_java_sp); | |
| 5551 } | |
| 5552 | |
| 5553 static void pass_arg0(MacroAssembler* masm, Register arg) { | |
| 5554 if (c_rarg0 != arg ) { | |
| 5555 masm->mov(c_rarg0, arg); | |
| 5556 } | |
| 5557 } | |
| 5558 | |
| 5559 static void pass_arg1(MacroAssembler* masm, Register arg) { | |
| 5560 if (c_rarg1 != arg ) { | |
| 5561 masm->mov(c_rarg1, arg); | |
| 5562 } | |
| 5563 } | |
| 5564 | |
| 5565 static void pass_arg2(MacroAssembler* masm, Register arg) { | |
| 5566 if (c_rarg2 != arg ) { | |
| 5567 masm->mov(c_rarg2, arg); | |
| 5568 } | |
| 5569 } | |
| 5570 | |
| 5571 static void pass_arg3(MacroAssembler* masm, Register arg) { | |
| 5572 if (c_rarg3 != arg ) { | |
| 5573 masm->mov(c_rarg3, arg); | |
| 5574 } | |
| 5575 } | |
| 5576 | |
| 5577 void MacroAssembler::stop(const char* msg) { | |
| 5578 address rip = pc(); | |
| 5579 pusha(); // get regs on stack | |
| 5580 lea(c_rarg0, ExternalAddress((address) msg)); | |
| 5581 lea(c_rarg1, InternalAddress(rip)); | |
| 5582 movq(c_rarg2, rsp); // pass pointer to regs array | |
| 5583 andq(rsp, -16); // align stack as required by ABI | |
| 5584 call(RuntimeAddress(CAST_FROM_FN_PTR(address, MacroAssembler::debug64))); | |
| 5585 hlt(); | |
| 5586 } | |
| 5587 | |
| 5588 void MacroAssembler::warn(const char* msg) { | |
|
1976
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5589 push(rsp); |
| 304 | 5590 andq(rsp, -16); // align stack as required by push_CPU_state and call |
| 5591 | |
| 5592 push_CPU_state(); // keeps alignment at 16 bytes | |
| 5593 lea(c_rarg0, ExternalAddress((address) msg)); | |
| 5594 call_VM_leaf(CAST_FROM_FN_PTR(address, warning), c_rarg0); | |
| 5595 pop_CPU_state(); | |
|
1976
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5596 pop(rsp); |
| 304 | 5597 } |
| 5598 | |
| 5599 #ifndef PRODUCT | |
| 5600 extern "C" void findpc(intptr_t x); | |
| 5601 #endif | |
| 5602 | |
| 5603 void MacroAssembler::debug64(char* msg, int64_t pc, int64_t regs[]) { | |
| 5604 // In order to get locks to work, we need to fake a in_VM state | |
| 5605 if (ShowMessageBoxOnError ) { | |
| 5606 JavaThread* thread = JavaThread::current(); | |
| 5607 JavaThreadState saved_state = thread->thread_state(); | |
| 5608 thread->set_thread_state(_thread_in_vm); | |
| 5609 #ifndef PRODUCT | |
| 5610 if (CountBytecodes || TraceBytecodes || StopInterpreterAt) { | |
| 5611 ttyLocker ttyl; | |
| 5612 BytecodeCounter::print(); | |
| 0 | 5613 } |
| 304 | 5614 #endif |
| 5615 // To see where a verify_oop failed, get $ebx+40/X for this frame. | |
| 5616 // XXX correct this offset for amd64 | |
| 5617 // This is the value of eip which points to where verify_oop will return. | |
| 5618 if (os::message_box(msg, "Execution stopped, print registers?")) { | |
| 5619 ttyLocker ttyl; | |
| 5620 tty->print_cr("rip = 0x%016lx", pc); | |
| 5621 #ifndef PRODUCT | |
| 5622 tty->cr(); | |
| 5623 findpc(pc); | |
| 5624 tty->cr(); | |
| 5625 #endif | |
| 5626 tty->print_cr("rax = 0x%016lx", regs[15]); | |
| 5627 tty->print_cr("rbx = 0x%016lx", regs[12]); | |
| 5628 tty->print_cr("rcx = 0x%016lx", regs[14]); | |
| 5629 tty->print_cr("rdx = 0x%016lx", regs[13]); | |
| 5630 tty->print_cr("rdi = 0x%016lx", regs[8]); | |
| 5631 tty->print_cr("rsi = 0x%016lx", regs[9]); | |
| 5632 tty->print_cr("rbp = 0x%016lx", regs[10]); | |
| 5633 tty->print_cr("rsp = 0x%016lx", regs[11]); | |
| 5634 tty->print_cr("r8 = 0x%016lx", regs[7]); | |
| 5635 tty->print_cr("r9 = 0x%016lx", regs[6]); | |
| 5636 tty->print_cr("r10 = 0x%016lx", regs[5]); | |
| 5637 tty->print_cr("r11 = 0x%016lx", regs[4]); | |
| 5638 tty->print_cr("r12 = 0x%016lx", regs[3]); | |
| 5639 tty->print_cr("r13 = 0x%016lx", regs[2]); | |
| 5640 tty->print_cr("r14 = 0x%016lx", regs[1]); | |
| 5641 tty->print_cr("r15 = 0x%016lx", regs[0]); | |
| 5642 BREAKPOINT; | |
| 0 | 5643 } |
| 304 | 5644 ThreadStateTransition::transition(thread, _thread_in_vm, saved_state); |
| 5645 } else { | |
| 5646 ttyLocker ttyl; | |
| 5647 ::tty->print_cr("=============== DEBUG MESSAGE: %s ================\n", | |
| 5648 msg); | |
| 5649 } | |
| 5650 } | |
| 5651 | |
| 5652 #endif // _LP64 | |
| 5653 | |
| 5654 // Now versions that are common to 32/64 bit | |
| 5655 | |
| 5656 void MacroAssembler::addptr(Register dst, int32_t imm32) { | |
| 5657 LP64_ONLY(addq(dst, imm32)) NOT_LP64(addl(dst, imm32)); | |
| 5658 } | |
| 5659 | |
| 5660 void MacroAssembler::addptr(Register dst, Register src) { | |
| 5661 LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src)); | |
| 5662 } | |
| 5663 | |
| 5664 void MacroAssembler::addptr(Address dst, Register src) { | |
| 5665 LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src)); | |
| 5666 } | |
| 5667 | |
| 5668 void MacroAssembler::align(int modulus) { | |
| 5669 if (offset() % modulus != 0) { | |
| 5670 nop(modulus - (offset() % modulus)); | |
| 5671 } | |
| 5672 } | |
| 5673 | |
| 5674 void MacroAssembler::andpd(XMMRegister dst, AddressLiteral src) { | |
| 1060 | 5675 if (reachable(src)) { |
| 5676 andpd(dst, as_Address(src)); | |
| 5677 } else { | |
| 5678 lea(rscratch1, src); | |
| 5679 andpd(dst, Address(rscratch1, 0)); | |
| 5680 } | |
| 304 | 5681 } |
| 5682 | |
| 5683 void MacroAssembler::andptr(Register dst, int32_t imm32) { | |
| 5684 LP64_ONLY(andq(dst, imm32)) NOT_LP64(andl(dst, imm32)); | |
| 5685 } | |
| 5686 | |
| 5687 void MacroAssembler::atomic_incl(AddressLiteral counter_addr) { | |
| 5688 pushf(); | |
| 5689 if (os::is_MP()) | |
| 5690 lock(); | |
| 5691 incrementl(counter_addr); | |
| 5692 popf(); | |
| 5693 } | |
| 5694 | |
| 5695 // Writes to stack successive pages until offset reached to check for | |
| 5696 // stack overflow + shadow pages. This clobbers tmp. | |
| 5697 void MacroAssembler::bang_stack_size(Register size, Register tmp) { | |
| 5698 movptr(tmp, rsp); | |
| 5699 // Bang stack for total size given plus shadow page size. | |
| 5700 // Bang one page at a time because large size can bang beyond yellow and | |
| 5701 // red zones. | |
| 5702 Label loop; | |
| 5703 bind(loop); | |
| 5704 movl(Address(tmp, (-os::vm_page_size())), size ); | |
| 5705 subptr(tmp, os::vm_page_size()); | |
| 5706 subl(size, os::vm_page_size()); | |
| 5707 jcc(Assembler::greater, loop); | |
| 5708 | |
| 5709 // Bang down shadow pages too. | |
| 5710 // The -1 because we already subtracted 1 page. | |
| 5711 for (int i = 0; i< StackShadowPages-1; i++) { | |
| 5712 // this could be any sized move but this is can be a debugging crumb | |
| 5713 // so the bigger the better. | |
| 5714 movptr(Address(tmp, (-i*os::vm_page_size())), size ); | |
| 5715 } | |
| 5716 } | |
| 5717 | |
| 5718 void MacroAssembler::biased_locking_exit(Register obj_reg, Register temp_reg, Label& done) { | |
| 5719 assert(UseBiasedLocking, "why call this otherwise?"); | |
| 5720 | |
| 5721 // Check for biased locking unlock case, which is a no-op | |
| 5722 // Note: we do not have to check the thread ID for two reasons. | |
| 5723 // First, the interpreter checks for IllegalMonitorStateException at | |
| 5724 // a higher level. Second, if the bias was revoked while we held the | |
| 5725 // lock, the object could not be rebiased toward another thread, so | |
| 5726 // the bias bit would be clear. | |
| 5727 movptr(temp_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes())); | |
| 5728 andptr(temp_reg, markOopDesc::biased_lock_mask_in_place); | |
| 5729 cmpptr(temp_reg, markOopDesc::biased_lock_pattern); | |
| 5730 jcc(Assembler::equal, done); | |
| 5731 } | |
| 5732 | |
| 5733 void MacroAssembler::c2bool(Register x) { | |
| 5734 // implements x == 0 ? 0 : 1 | |
| 5735 // note: must only look at least-significant byte of x | |
| 5736 // since C-style booleans are stored in one byte | |
| 5737 // only! (was bug) | |
| 5738 andl(x, 0xFF); | |
| 5739 setb(Assembler::notZero, x); | |
| 5740 } | |
| 5741 | |
| 5742 // Wouldn't need if AddressLiteral version had new name | |
| 5743 void MacroAssembler::call(Label& L, relocInfo::relocType rtype) { | |
| 5744 Assembler::call(L, rtype); | |
| 5745 } | |
| 5746 | |
| 5747 void MacroAssembler::call(Register entry) { | |
| 5748 Assembler::call(entry); | |
| 5749 } | |
| 5750 | |
| 5751 void MacroAssembler::call(AddressLiteral entry) { | |
| 5752 if (reachable(entry)) { | |
| 5753 Assembler::call_literal(entry.target(), entry.rspec()); | |
| 5754 } else { | |
| 5755 lea(rscratch1, entry); | |
| 5756 Assembler::call(rscratch1); | |
| 5757 } | |
| 5758 } | |
| 5759 | |
| 5760 // Implementation of call_VM versions | |
| 5761 | |
| 5762 void MacroAssembler::call_VM(Register oop_result, | |
| 5763 address entry_point, | |
| 5764 bool check_exceptions) { | |
| 5765 Label C, E; | |
| 5766 call(C, relocInfo::none); | |
| 5767 jmp(E); | |
| 5768 | |
| 5769 bind(C); | |
| 5770 call_VM_helper(oop_result, entry_point, 0, check_exceptions); | |
| 5771 ret(0); | |
| 5772 | |
| 5773 bind(E); | |
| 5774 } | |
| 5775 | |
| 5776 void MacroAssembler::call_VM(Register oop_result, | |
| 5777 address entry_point, | |
| 5778 Register arg_1, | |
| 5779 bool check_exceptions) { | |
| 5780 Label C, E; | |
| 5781 call(C, relocInfo::none); | |
| 5782 jmp(E); | |
| 5783 | |
| 5784 bind(C); | |
| 5785 pass_arg1(this, arg_1); | |
| 5786 call_VM_helper(oop_result, entry_point, 1, check_exceptions); | |
| 5787 ret(0); | |
| 5788 | |
| 5789 bind(E); | |
| 5790 } | |
| 5791 | |
| 5792 void MacroAssembler::call_VM(Register oop_result, | |
| 5793 address entry_point, | |
| 5794 Register arg_1, | |
| 5795 Register arg_2, | |
| 5796 bool check_exceptions) { | |
| 5797 Label C, E; | |
| 5798 call(C, relocInfo::none); | |
| 5799 jmp(E); | |
| 5800 | |
| 5801 bind(C); | |
| 5802 | |
| 5803 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
| 5804 | |
| 5805 pass_arg2(this, arg_2); | |
| 5806 pass_arg1(this, arg_1); | |
| 5807 call_VM_helper(oop_result, entry_point, 2, check_exceptions); | |
| 5808 ret(0); | |
| 5809 | |
| 5810 bind(E); | |
| 5811 } | |
| 5812 | |
| 5813 void MacroAssembler::call_VM(Register oop_result, | |
| 5814 address entry_point, | |
| 5815 Register arg_1, | |
| 5816 Register arg_2, | |
| 5817 Register arg_3, | |
| 5818 bool check_exceptions) { | |
| 5819 Label C, E; | |
| 5820 call(C, relocInfo::none); | |
| 5821 jmp(E); | |
| 5822 | |
| 5823 bind(C); | |
| 5824 | |
| 5825 LP64_ONLY(assert(arg_1 != c_rarg3, "smashed arg")); | |
| 5826 LP64_ONLY(assert(arg_2 != c_rarg3, "smashed arg")); | |
| 5827 pass_arg3(this, arg_3); | |
| 5828 | |
| 5829 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
| 5830 pass_arg2(this, arg_2); | |
| 5831 | |
| 5832 pass_arg1(this, arg_1); | |
| 5833 call_VM_helper(oop_result, entry_point, 3, check_exceptions); | |
| 5834 ret(0); | |
| 5835 | |
| 5836 bind(E); | |
| 5837 } | |
| 5838 | |
| 5839 void MacroAssembler::call_VM(Register oop_result, | |
| 5840 Register last_java_sp, | |
| 5841 address entry_point, | |
| 5842 int number_of_arguments, | |
| 5843 bool check_exceptions) { | |
| 5844 Register thread = LP64_ONLY(r15_thread) NOT_LP64(noreg); | |
| 5845 call_VM_base(oop_result, thread, last_java_sp, entry_point, number_of_arguments, check_exceptions); | |
| 5846 } | |
| 5847 | |
| 5848 void MacroAssembler::call_VM(Register oop_result, | |
| 5849 Register last_java_sp, | |
| 5850 address entry_point, | |
| 5851 Register arg_1, | |
| 5852 bool check_exceptions) { | |
| 5853 pass_arg1(this, arg_1); | |
| 5854 call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions); | |
| 5855 } | |
| 5856 | |
| 5857 void MacroAssembler::call_VM(Register oop_result, | |
| 5858 Register last_java_sp, | |
| 5859 address entry_point, | |
| 5860 Register arg_1, | |
| 5861 Register arg_2, | |
| 5862 bool check_exceptions) { | |
| 5863 | |
| 5864 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
| 5865 pass_arg2(this, arg_2); | |
| 5866 pass_arg1(this, arg_1); | |
| 5867 call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions); | |
| 5868 } | |
| 5869 | |
| 5870 void MacroAssembler::call_VM(Register oop_result, | |
| 5871 Register last_java_sp, | |
| 5872 address entry_point, | |
| 5873 Register arg_1, | |
| 5874 Register arg_2, | |
| 5875 Register arg_3, | |
| 5876 bool check_exceptions) { | |
| 5877 LP64_ONLY(assert(arg_1 != c_rarg3, "smashed arg")); | |
| 5878 LP64_ONLY(assert(arg_2 != c_rarg3, "smashed arg")); | |
| 5879 pass_arg3(this, arg_3); | |
| 5880 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
| 5881 pass_arg2(this, arg_2); | |
| 5882 pass_arg1(this, arg_1); | |
| 5883 call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions); | |
| 5884 } | |
| 5885 | |
| 5886 void MacroAssembler::call_VM_base(Register oop_result, | |
| 5887 Register java_thread, | |
| 5888 Register last_java_sp, | |
| 5889 address entry_point, | |
| 5890 int number_of_arguments, | |
| 5891 bool check_exceptions) { | |
| 5892 // determine java_thread register | |
| 5893 if (!java_thread->is_valid()) { | |
| 5894 #ifdef _LP64 | |
| 5895 java_thread = r15_thread; | |
| 5896 #else | |
| 5897 java_thread = rdi; | |
| 5898 get_thread(java_thread); | |
| 5899 #endif // LP64 | |
| 5900 } | |
| 5901 // determine last_java_sp register | |
| 5902 if (!last_java_sp->is_valid()) { | |
| 5903 last_java_sp = rsp; | |
| 5904 } | |
| 5905 // debugging support | |
| 5906 assert(number_of_arguments >= 0 , "cannot have negative number of arguments"); | |
| 5907 LP64_ONLY(assert(java_thread == r15_thread, "unexpected register")); | |
|
1976
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5908 #ifdef ASSERT |
|
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5909 LP64_ONLY(if (UseCompressedOops) verify_heapbase("call_VM_base");) |
|
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5910 #endif // ASSERT |
|
0fc262af204f
6780143: hs203t003 hits SIGSEGV/EXCEPTION_ACCESS_VIOLATION with -XX:+UseCompressedOops
coleenp
parents:
1972
diff
changeset
|
5911 |
| 304 | 5912 assert(java_thread != oop_result , "cannot use the same register for java_thread & oop_result"); |
| 5913 assert(java_thread != last_java_sp, "cannot use the same register for java_thread & last_java_sp"); | |
| 5914 | |
| 5915 // push java thread (becomes first argument of C function) | |
| 5916 | |
| 5917 NOT_LP64(push(java_thread); number_of_arguments++); | |
| 5918 LP64_ONLY(mov(c_rarg0, r15_thread)); | |
| 5919 | |
| 5920 // set last Java frame before call | |
| 5921 assert(last_java_sp != rbp, "can't use ebp/rbp"); | |
| 5922 | |
| 5923 // Only interpreter should have to set fp | |
| 5924 set_last_Java_frame(java_thread, last_java_sp, rbp, NULL); | |
| 5925 | |
| 5926 // do the call, remove parameters | |
| 5927 MacroAssembler::call_VM_leaf_base(entry_point, number_of_arguments); | |
| 5928 | |
| 5929 // restore the thread (cannot use the pushed argument since arguments | |
| 5930 // may be overwritten by C code generated by an optimizing compiler); | |
| 5931 // however can use the register value directly if it is callee saved. | |
| 5932 if (LP64_ONLY(true ||) java_thread == rdi || java_thread == rsi) { | |
| 5933 // rdi & rsi (also r15) are callee saved -> nothing to do | |
| 5934 #ifdef ASSERT | |
| 5935 guarantee(java_thread != rax, "change this code"); | |
| 5936 push(rax); | |
| 5937 { Label L; | |
| 5938 get_thread(rax); | |
| 5939 cmpptr(java_thread, rax); | |
| 5940 jcc(Assembler::equal, L); | |
| 5941 stop("MacroAssembler::call_VM_base: rdi not callee saved?"); | |
| 5942 bind(L); | |
| 0 | 5943 } |
| 304 | 5944 pop(rax); |
| 5945 #endif | |
| 5946 } else { | |
| 5947 get_thread(java_thread); | |
| 5948 } | |
| 5949 // reset last Java frame | |
| 5950 // Only interpreter should have to clear fp | |
| 5951 reset_last_Java_frame(java_thread, true, false); | |
| 5952 | |
| 5953 #ifndef CC_INTERP | |
| 5954 // C++ interp handles this in the interpreter | |
| 5955 check_and_handle_popframe(java_thread); | |
| 5956 check_and_handle_earlyret(java_thread); | |
| 5957 #endif /* CC_INTERP */ | |
| 5958 | |
| 5959 if (check_exceptions) { | |
| 5960 // check for pending exceptions (java_thread is set upon return) | |
| 5961 cmpptr(Address(java_thread, Thread::pending_exception_offset()), (int32_t) NULL_WORD); | |
| 5962 #ifndef _LP64 | |
| 5963 jump_cc(Assembler::notEqual, | |
| 5964 RuntimeAddress(StubRoutines::forward_exception_entry())); | |
| 5965 #else | |
| 5966 // This used to conditionally jump to forward_exception however it is | |
| 5967 // possible if we relocate that the branch will not reach. So we must jump | |
| 5968 // around so we can always reach | |
| 5969 | |
| 5970 Label ok; | |
| 5971 jcc(Assembler::equal, ok); | |
| 5972 jump(RuntimeAddress(StubRoutines::forward_exception_entry())); | |
| 5973 bind(ok); | |
| 5974 #endif // LP64 | |
| 5975 } | |
| 5976 | |
| 5977 // get oop result if there is one and reset the value in the thread | |
| 5978 if (oop_result->is_valid()) { | |
| 5979 movptr(oop_result, Address(java_thread, JavaThread::vm_result_offset())); | |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
5980 movptr(Address(java_thread, JavaThread::vm_result_offset()), NULL_WORD); |
| 304 | 5981 verify_oop(oop_result, "broken oop in call_VM_base"); |
| 5982 } | |
| 5983 } | |
| 5984 | |
| 5985 void MacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) { | |
| 5986 | |
| 5987 // Calculate the value for last_Java_sp | |
| 5988 // somewhat subtle. call_VM does an intermediate call | |
| 5989 // which places a return address on the stack just under the | |
| 5990 // stack pointer as the user finsihed with it. This allows | |
| 5991 // use to retrieve last_Java_pc from last_Java_sp[-1]. | |
| 5992 // On 32bit we then have to push additional args on the stack to accomplish | |
| 5993 // the actual requested call. On 64bit call_VM only can use register args | |
| 5994 // so the only extra space is the return address that call_VM created. | |
| 5995 // This hopefully explains the calculations here. | |
| 5996 | |
| 5997 #ifdef _LP64 | |
| 5998 // We've pushed one address, correct last_Java_sp | |
| 5999 lea(rax, Address(rsp, wordSize)); | |
| 6000 #else | |
| 6001 lea(rax, Address(rsp, (1 + number_of_arguments) * wordSize)); | |
| 6002 #endif // LP64 | |
| 6003 | |
| 6004 call_VM_base(oop_result, noreg, rax, entry_point, number_of_arguments, check_exceptions); | |
| 6005 | |
| 6006 } | |
| 6007 | |
| 6008 void MacroAssembler::call_VM_leaf(address entry_point, int number_of_arguments) { | |
| 6009 call_VM_leaf_base(entry_point, number_of_arguments); | |
| 6010 } | |
| 6011 | |
| 6012 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0) { | |
| 6013 pass_arg0(this, arg_0); | |
| 6014 call_VM_leaf(entry_point, 1); | |
| 6015 } | |
| 6016 | |
| 6017 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1) { | |
| 6018 | |
| 6019 LP64_ONLY(assert(arg_0 != c_rarg1, "smashed arg")); | |
| 6020 pass_arg1(this, arg_1); | |
| 6021 pass_arg0(this, arg_0); | |
| 6022 call_VM_leaf(entry_point, 2); | |
| 6023 } | |
| 6024 | |
| 6025 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) { | |
| 6026 LP64_ONLY(assert(arg_0 != c_rarg2, "smashed arg")); | |
| 6027 LP64_ONLY(assert(arg_1 != c_rarg2, "smashed arg")); | |
| 6028 pass_arg2(this, arg_2); | |
| 6029 LP64_ONLY(assert(arg_0 != c_rarg1, "smashed arg")); | |
| 6030 pass_arg1(this, arg_1); | |
| 6031 pass_arg0(this, arg_0); | |
| 6032 call_VM_leaf(entry_point, 3); | |
| 6033 } | |
| 6034 | |
| 6035 void MacroAssembler::check_and_handle_earlyret(Register java_thread) { | |
| 6036 } | |
| 6037 | |
| 6038 void MacroAssembler::check_and_handle_popframe(Register java_thread) { | |
| 6039 } | |
| 6040 | |
| 6041 void MacroAssembler::cmp32(AddressLiteral src1, int32_t imm) { | |
| 6042 if (reachable(src1)) { | |
| 6043 cmpl(as_Address(src1), imm); | |
| 6044 } else { | |
| 6045 lea(rscratch1, src1); | |
| 6046 cmpl(Address(rscratch1, 0), imm); | |
| 6047 } | |
| 6048 } | |
| 6049 | |
| 6050 void MacroAssembler::cmp32(Register src1, AddressLiteral src2) { | |
| 6051 assert(!src2.is_lval(), "use cmpptr"); | |
| 6052 if (reachable(src2)) { | |
| 6053 cmpl(src1, as_Address(src2)); | |
| 6054 } else { | |
| 6055 lea(rscratch1, src2); | |
| 6056 cmpl(src1, Address(rscratch1, 0)); | |
| 6057 } | |
| 6058 } | |
| 6059 | |
| 6060 void MacroAssembler::cmp32(Register src1, int32_t imm) { | |
| 6061 Assembler::cmpl(src1, imm); | |
| 6062 } | |
| 6063 | |
| 6064 void MacroAssembler::cmp32(Register src1, Address src2) { | |
| 6065 Assembler::cmpl(src1, src2); | |
| 6066 } | |
| 6067 | |
| 6068 void MacroAssembler::cmpsd2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less) { | |
| 6069 ucomisd(opr1, opr2); | |
| 6070 | |
| 6071 Label L; | |
| 6072 if (unordered_is_less) { | |
| 6073 movl(dst, -1); | |
| 6074 jcc(Assembler::parity, L); | |
| 6075 jcc(Assembler::below , L); | |
| 6076 movl(dst, 0); | |
| 6077 jcc(Assembler::equal , L); | |
| 6078 increment(dst); | |
| 6079 } else { // unordered is greater | |
| 6080 movl(dst, 1); | |
| 6081 jcc(Assembler::parity, L); | |
| 6082 jcc(Assembler::above , L); | |
| 6083 movl(dst, 0); | |
| 6084 jcc(Assembler::equal , L); | |
| 6085 decrementl(dst); | |
| 6086 } | |
| 6087 bind(L); | |
| 6088 } | |
| 6089 | |
| 6090 void MacroAssembler::cmpss2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less) { | |
| 6091 ucomiss(opr1, opr2); | |
| 6092 | |
| 6093 Label L; | |
| 6094 if (unordered_is_less) { | |
| 6095 movl(dst, -1); | |
| 6096 jcc(Assembler::parity, L); | |
| 6097 jcc(Assembler::below , L); | |
| 6098 movl(dst, 0); | |
| 6099 jcc(Assembler::equal , L); | |
| 6100 increment(dst); | |
| 6101 } else { // unordered is greater | |
| 6102 movl(dst, 1); | |
| 6103 jcc(Assembler::parity, L); | |
| 6104 jcc(Assembler::above , L); | |
| 6105 movl(dst, 0); | |
| 6106 jcc(Assembler::equal , L); | |
| 6107 decrementl(dst); | |
| 6108 } | |
| 6109 bind(L); | |
| 6110 } | |
| 6111 | |
| 6112 | |
| 6113 void MacroAssembler::cmp8(AddressLiteral src1, int imm) { | |
| 6114 if (reachable(src1)) { | |
| 6115 cmpb(as_Address(src1), imm); | |
| 6116 } else { | |
| 6117 lea(rscratch1, src1); | |
| 6118 cmpb(Address(rscratch1, 0), imm); | |
| 6119 } | |
| 6120 } | |
| 6121 | |
| 6122 void MacroAssembler::cmpptr(Register src1, AddressLiteral src2) { | |
| 6123 #ifdef _LP64 | |
| 6124 if (src2.is_lval()) { | |
| 6125 movptr(rscratch1, src2); | |
| 6126 Assembler::cmpq(src1, rscratch1); | |
| 6127 } else if (reachable(src2)) { | |
| 6128 cmpq(src1, as_Address(src2)); | |
| 6129 } else { | |
| 6130 lea(rscratch1, src2); | |
| 6131 Assembler::cmpq(src1, Address(rscratch1, 0)); | |
| 6132 } | |
| 6133 #else | |
| 6134 if (src2.is_lval()) { | |
| 6135 cmp_literal32(src1, (int32_t) src2.target(), src2.rspec()); | |
| 6136 } else { | |
| 6137 cmpl(src1, as_Address(src2)); | |
| 6138 } | |
| 6139 #endif // _LP64 | |
| 6140 } | |
| 6141 | |
| 6142 void MacroAssembler::cmpptr(Address src1, AddressLiteral src2) { | |
| 6143 assert(src2.is_lval(), "not a mem-mem compare"); | |
| 6144 #ifdef _LP64 | |
| 6145 // moves src2's literal address | |
| 6146 movptr(rscratch1, src2); | |
| 6147 Assembler::cmpq(src1, rscratch1); | |
| 6148 #else | |
| 6149 cmp_literal32(src1, (int32_t) src2.target(), src2.rspec()); | |
| 6150 #endif // _LP64 | |
| 6151 } | |
| 6152 | |
| 6153 void MacroAssembler::locked_cmpxchgptr(Register reg, AddressLiteral adr) { | |
| 6154 if (reachable(adr)) { | |
| 6155 if (os::is_MP()) | |
| 6156 lock(); | |
| 6157 cmpxchgptr(reg, as_Address(adr)); | |
| 6158 } else { | |
| 6159 lea(rscratch1, adr); | |
| 6160 if (os::is_MP()) | |
| 6161 lock(); | |
| 6162 cmpxchgptr(reg, Address(rscratch1, 0)); | |
| 6163 } | |
| 6164 } | |
| 6165 | |
| 6166 void MacroAssembler::cmpxchgptr(Register reg, Address adr) { | |
| 6167 LP64_ONLY(cmpxchgq(reg, adr)) NOT_LP64(cmpxchgl(reg, adr)); | |
| 6168 } | |
| 6169 | |
| 6170 void MacroAssembler::comisd(XMMRegister dst, AddressLiteral src) { | |
| 1060 | 6171 if (reachable(src)) { |
| 6172 comisd(dst, as_Address(src)); | |
| 6173 } else { | |
| 6174 lea(rscratch1, src); | |
| 6175 comisd(dst, Address(rscratch1, 0)); | |
| 6176 } | |
| 304 | 6177 } |
| 6178 | |
| 6179 void MacroAssembler::comiss(XMMRegister dst, AddressLiteral src) { | |
| 1060 | 6180 if (reachable(src)) { |
| 6181 comiss(dst, as_Address(src)); | |
| 6182 } else { | |
| 6183 lea(rscratch1, src); | |
| 6184 comiss(dst, Address(rscratch1, 0)); | |
| 6185 } | |
| 304 | 6186 } |
| 6187 | |
| 6188 | |
| 6189 void MacroAssembler::cond_inc32(Condition cond, AddressLiteral counter_addr) { | |
| 6190 Condition negated_cond = negate_condition(cond); | |
| 6191 Label L; | |
| 6192 jcc(negated_cond, L); | |
| 6193 atomic_incl(counter_addr); | |
| 6194 bind(L); | |
| 6195 } | |
| 6196 | |
| 6197 int MacroAssembler::corrected_idivl(Register reg) { | |
| 6198 // Full implementation of Java idiv and irem; checks for | |
| 6199 // special case as described in JVM spec., p.243 & p.271. | |
| 6200 // The function returns the (pc) offset of the idivl | |
| 6201 // instruction - may be needed for implicit exceptions. | |
| 6202 // | |
| 6203 // normal case special case | |
| 6204 // | |
| 6205 // input : rax,: dividend min_int | |
| 6206 // reg: divisor (may not be rax,/rdx) -1 | |
| 6207 // | |
| 6208 // output: rax,: quotient (= rax, idiv reg) min_int | |
| 6209 // rdx: remainder (= rax, irem reg) 0 | |
| 6210 assert(reg != rax && reg != rdx, "reg cannot be rax, or rdx register"); | |
| 6211 const int min_int = 0x80000000; | |
| 6212 Label normal_case, special_case; | |
| 6213 | |
| 6214 // check for special case | |
| 6215 cmpl(rax, min_int); | |
| 6216 jcc(Assembler::notEqual, normal_case); | |
| 6217 xorl(rdx, rdx); // prepare rdx for possible special case (where remainder = 0) | |
| 6218 cmpl(reg, -1); | |
| 6219 jcc(Assembler::equal, special_case); | |
| 6220 | |
| 6221 // handle normal case | |
| 6222 bind(normal_case); | |
| 6223 cdql(); | |
| 6224 int idivl_offset = offset(); | |
| 6225 idivl(reg); | |
| 6226 | |
| 6227 // normal and special case exit | |
| 6228 bind(special_case); | |
| 6229 | |
| 6230 return idivl_offset; | |
| 6231 } | |
| 6232 | |
| 6233 | |
| 6234 | |
| 6235 void MacroAssembler::decrementl(Register reg, int value) { | |
| 6236 if (value == min_jint) {subl(reg, value) ; return; } | |
| 6237 if (value < 0) { incrementl(reg, -value); return; } | |
| 6238 if (value == 0) { ; return; } | |
| 6239 if (value == 1 && UseIncDec) { decl(reg) ; return; } | |
| 6240 /* else */ { subl(reg, value) ; return; } | |
| 6241 } | |
| 6242 | |
| 6243 void MacroAssembler::decrementl(Address dst, int value) { | |
| 6244 if (value == min_jint) {subl(dst, value) ; return; } | |
| 6245 if (value < 0) { incrementl(dst, -value); return; } | |
| 6246 if (value == 0) { ; return; } | |
| 6247 if (value == 1 && UseIncDec) { decl(dst) ; return; } | |
| 6248 /* else */ { subl(dst, value) ; return; } | |
| 6249 } | |
| 6250 | |
| 6251 void MacroAssembler::division_with_shift (Register reg, int shift_value) { | |
| 6252 assert (shift_value > 0, "illegal shift value"); | |
| 6253 Label _is_positive; | |
| 6254 testl (reg, reg); | |
| 6255 jcc (Assembler::positive, _is_positive); | |
| 6256 int offset = (1 << shift_value) - 1 ; | |
| 6257 | |
| 6258 if (offset == 1) { | |
| 6259 incrementl(reg); | |
| 6260 } else { | |
| 6261 addl(reg, offset); | |
| 6262 } | |
| 6263 | |
| 6264 bind (_is_positive); | |
| 6265 sarl(reg, shift_value); | |
| 6266 } | |
| 6267 | |
| 6268 // !defined(COMPILER2) is because of stupid core builds | |
| 6269 #if !defined(_LP64) || defined(COMPILER1) || !defined(COMPILER2) | |
| 6270 void MacroAssembler::empty_FPU_stack() { | |
| 6271 if (VM_Version::supports_mmx()) { | |
| 6272 emms(); | |
| 6273 } else { | |
| 6274 for (int i = 8; i-- > 0; ) ffree(i); | |
| 6275 } | |
| 6276 } | |
| 6277 #endif // !LP64 || C1 || !C2 | |
| 6278 | |
| 6279 | |
| 6280 // Defines obj, preserves var_size_in_bytes | |
| 6281 void MacroAssembler::eden_allocate(Register obj, | |
| 6282 Register var_size_in_bytes, | |
| 6283 int con_size_in_bytes, | |
| 6284 Register t1, | |
| 6285 Label& slow_case) { | |
| 6286 assert(obj == rax, "obj must be in rax, for cmpxchg"); | |
| 6287 assert_different_registers(obj, var_size_in_bytes, t1); | |
| 362 | 6288 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) { |
| 6289 jmp(slow_case); | |
| 304 | 6290 } else { |
| 362 | 6291 Register end = t1; |
| 6292 Label retry; | |
| 6293 bind(retry); | |
| 6294 ExternalAddress heap_top((address) Universe::heap()->top_addr()); | |
| 6295 movptr(obj, heap_top); | |
| 6296 if (var_size_in_bytes == noreg) { | |
| 6297 lea(end, Address(obj, con_size_in_bytes)); | |
| 6298 } else { | |
| 6299 lea(end, Address(obj, var_size_in_bytes, Address::times_1)); | |
| 6300 } | |
| 6301 // if end < obj then we wrapped around => object too long => slow case | |
| 6302 cmpptr(end, obj); | |
| 6303 jcc(Assembler::below, slow_case); | |
| 6304 cmpptr(end, ExternalAddress((address) Universe::heap()->end_addr())); | |
| 6305 jcc(Assembler::above, slow_case); | |
| 6306 // Compare obj with the top addr, and if still equal, store the new top addr in | |
| 6307 // end at the address of the top addr pointer. Sets ZF if was equal, and clears | |
| 6308 // it otherwise. Use lock prefix for atomicity on MPs. | |
| 6309 locked_cmpxchgptr(end, heap_top); | |
| 6310 jcc(Assembler::notEqual, retry); | |
| 6311 } | |
| 304 | 6312 } |
| 6313 | |
| 6314 void MacroAssembler::enter() { | |
| 6315 push(rbp); | |
| 6316 mov(rbp, rsp); | |
| 6317 } | |
| 0 | 6318 |
| 6319 void MacroAssembler::fcmp(Register tmp) { | |
| 6320 fcmp(tmp, 1, true, true); | |
| 6321 } | |
| 6322 | |
| 6323 void MacroAssembler::fcmp(Register tmp, int index, bool pop_left, bool pop_right) { | |
| 6324 assert(!pop_right || pop_left, "usage error"); | |
| 6325 if (VM_Version::supports_cmov()) { | |
| 6326 assert(tmp == noreg, "unneeded temp"); | |
| 6327 if (pop_left) { | |
| 6328 fucomip(index); | |
| 6329 } else { | |
| 6330 fucomi(index); | |
| 6331 } | |
| 6332 if (pop_right) { | |
| 6333 fpop(); | |
| 6334 } | |
| 6335 } else { | |
| 6336 assert(tmp != noreg, "need temp"); | |
| 6337 if (pop_left) { | |
| 6338 if (pop_right) { | |
| 6339 fcompp(); | |
| 6340 } else { | |
| 6341 fcomp(index); | |
| 6342 } | |
| 6343 } else { | |
| 6344 fcom(index); | |
| 6345 } | |
| 6346 // convert FPU condition into eflags condition via rax, | |
| 6347 save_rax(tmp); | |
| 6348 fwait(); fnstsw_ax(); | |
| 6349 sahf(); | |
| 6350 restore_rax(tmp); | |
| 6351 } | |
| 6352 // condition codes set as follows: | |
| 6353 // | |
| 6354 // CF (corresponds to C0) if x < y | |
| 6355 // PF (corresponds to C2) if unordered | |
| 6356 // ZF (corresponds to C3) if x = y | |
| 6357 } | |
| 6358 | |
| 6359 void MacroAssembler::fcmp2int(Register dst, bool unordered_is_less) { | |
| 6360 fcmp2int(dst, unordered_is_less, 1, true, true); | |
| 6361 } | |
| 6362 | |
| 6363 void MacroAssembler::fcmp2int(Register dst, bool unordered_is_less, int index, bool pop_left, bool pop_right) { | |
| 6364 fcmp(VM_Version::supports_cmov() ? noreg : dst, index, pop_left, pop_right); | |
| 6365 Label L; | |
| 6366 if (unordered_is_less) { | |
| 6367 movl(dst, -1); | |
| 6368 jcc(Assembler::parity, L); | |
| 6369 jcc(Assembler::below , L); | |
| 6370 movl(dst, 0); | |
| 6371 jcc(Assembler::equal , L); | |
| 6372 increment(dst); | |
| 6373 } else { // unordered is greater | |
| 6374 movl(dst, 1); | |
| 6375 jcc(Assembler::parity, L); | |
| 6376 jcc(Assembler::above , L); | |
| 6377 movl(dst, 0); | |
| 6378 jcc(Assembler::equal , L); | |
| 304 | 6379 decrementl(dst); |
| 0 | 6380 } |
| 6381 bind(L); | |
| 6382 } | |
| 6383 | |
| 304 | 6384 void MacroAssembler::fld_d(AddressLiteral src) { |
| 6385 fld_d(as_Address(src)); | |
| 6386 } | |
| 6387 | |
| 6388 void MacroAssembler::fld_s(AddressLiteral src) { | |
| 6389 fld_s(as_Address(src)); | |
| 6390 } | |
| 6391 | |
| 6392 void MacroAssembler::fld_x(AddressLiteral src) { | |
| 6393 Assembler::fld_x(as_Address(src)); | |
| 6394 } | |
| 6395 | |
| 6396 void MacroAssembler::fldcw(AddressLiteral src) { | |
| 6397 Assembler::fldcw(as_Address(src)); | |
| 6398 } | |
| 0 | 6399 |
| 6400 void MacroAssembler::fpop() { | |
| 6401 ffree(); | |
| 6402 fincstp(); | |
| 6403 } | |
| 6404 | |
| 304 | 6405 void MacroAssembler::fremr(Register tmp) { |
| 6406 save_rax(tmp); | |
| 6407 { Label L; | |
| 6408 bind(L); | |
| 6409 fprem(); | |
| 6410 fwait(); fnstsw_ax(); | |
| 6411 #ifdef _LP64 | |
| 6412 testl(rax, 0x400); | |
| 6413 jcc(Assembler::notEqual, L); | |
| 6414 #else | |
| 6415 sahf(); | |
| 6416 jcc(Assembler::parity, L); | |
| 6417 #endif // _LP64 | |
| 6418 } | |
| 6419 restore_rax(tmp); | |
| 6420 // Result is in ST0. | |
| 6421 // Note: fxch & fpop to get rid of ST1 | |
| 6422 // (otherwise FPU stack could overflow eventually) | |
| 6423 fxch(1); | |
| 6424 fpop(); | |
| 6425 } | |
| 6426 | |
| 6427 | |
| 6428 void MacroAssembler::incrementl(AddressLiteral dst) { | |
| 6429 if (reachable(dst)) { | |
| 6430 incrementl(as_Address(dst)); | |
| 0 | 6431 } else { |
| 304 | 6432 lea(rscratch1, dst); |
| 6433 incrementl(Address(rscratch1, 0)); | |
| 6434 } | |
| 6435 } | |
| 6436 | |
| 6437 void MacroAssembler::incrementl(ArrayAddress dst) { | |
| 6438 incrementl(as_Address(dst)); | |
| 6439 } | |
| 6440 | |
| 6441 void MacroAssembler::incrementl(Register reg, int value) { | |
| 6442 if (value == min_jint) {addl(reg, value) ; return; } | |
| 6443 if (value < 0) { decrementl(reg, -value); return; } | |
| 6444 if (value == 0) { ; return; } | |
| 6445 if (value == 1 && UseIncDec) { incl(reg) ; return; } | |
| 6446 /* else */ { addl(reg, value) ; return; } | |
| 6447 } | |
| 6448 | |
| 6449 void MacroAssembler::incrementl(Address dst, int value) { | |
| 6450 if (value == min_jint) {addl(dst, value) ; return; } | |
| 6451 if (value < 0) { decrementl(dst, -value); return; } | |
| 6452 if (value == 0) { ; return; } | |
| 6453 if (value == 1 && UseIncDec) { incl(dst) ; return; } | |
| 6454 /* else */ { addl(dst, value) ; return; } | |
| 6455 } | |
| 6456 | |
| 6457 void MacroAssembler::jump(AddressLiteral dst) { | |
| 6458 if (reachable(dst)) { | |
| 6459 jmp_literal(dst.target(), dst.rspec()); | |
| 6460 } else { | |
| 6461 lea(rscratch1, dst); | |
| 6462 jmp(rscratch1); | |
| 6463 } | |
| 6464 } | |
| 6465 | |
| 6466 void MacroAssembler::jump_cc(Condition cc, AddressLiteral dst) { | |
| 6467 if (reachable(dst)) { | |
| 6468 InstructionMark im(this); | |
| 6469 relocate(dst.reloc()); | |
| 6470 const int short_size = 2; | |
| 6471 const int long_size = 6; | |
| 6472 int offs = (intptr_t)dst.target() - ((intptr_t)_code_pos); | |
| 6473 if (dst.reloc() == relocInfo::none && is8bit(offs - short_size)) { | |
| 6474 // 0111 tttn #8-bit disp | |
| 6475 emit_byte(0x70 | cc); | |
| 6476 emit_byte((offs - short_size) & 0xFF); | |
| 6477 } else { | |
| 6478 // 0000 1111 1000 tttn #32-bit disp | |
| 6479 emit_byte(0x0F); | |
| 6480 emit_byte(0x80 | cc); | |
| 6481 emit_long(offs - long_size); | |
| 6482 } | |
| 0 | 6483 } else { |
| 304 | 6484 #ifdef ASSERT |
| 6485 warning("reversing conditional branch"); | |
| 6486 #endif /* ASSERT */ | |
| 6487 Label skip; | |
| 6488 jccb(reverse[cc], skip); | |
| 6489 lea(rscratch1, dst); | |
| 6490 Assembler::jmp(rscratch1); | |
| 6491 bind(skip); | |
| 6492 } | |
| 6493 } | |
| 6494 | |
| 6495 void MacroAssembler::ldmxcsr(AddressLiteral src) { | |
| 6496 if (reachable(src)) { | |
| 6497 Assembler::ldmxcsr(as_Address(src)); | |
| 6498 } else { | |
| 6499 lea(rscratch1, src); | |
| 6500 Assembler::ldmxcsr(Address(rscratch1, 0)); | |
| 6501 } | |
| 6502 } | |
| 6503 | |
| 6504 int MacroAssembler::load_signed_byte(Register dst, Address src) { | |
| 6505 int off; | |
| 6506 if (LP64_ONLY(true ||) VM_Version::is_P6()) { | |
| 6507 off = offset(); | |
| 6508 movsbl(dst, src); // movsxb | |
| 6509 } else { | |
| 6510 off = load_unsigned_byte(dst, src); | |
| 6511 shll(dst, 24); | |
| 6512 sarl(dst, 24); | |
| 6513 } | |
| 6514 return off; | |
| 6515 } | |
| 6516 | |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6517 // Note: load_signed_short used to be called load_signed_word. |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6518 // Although the 'w' in x86 opcodes refers to the term "word" in the assembler |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6519 // manual, which means 16 bits, that usage is found nowhere in HotSpot code. |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6520 // The term "word" in HotSpot means a 32- or 64-bit machine word. |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6521 int MacroAssembler::load_signed_short(Register dst, Address src) { |
| 304 | 6522 int off; |
| 6523 if (LP64_ONLY(true ||) VM_Version::is_P6()) { | |
| 6524 // This is dubious to me since it seems safe to do a signed 16 => 64 bit | |
| 6525 // version but this is what 64bit has always done. This seems to imply | |
| 6526 // that users are only using 32bits worth. | |
| 6527 off = offset(); | |
| 6528 movswl(dst, src); // movsxw | |
| 6529 } else { | |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6530 off = load_unsigned_short(dst, src); |
| 304 | 6531 shll(dst, 16); |
| 6532 sarl(dst, 16); | |
| 6533 } | |
| 6534 return off; | |
| 6535 } | |
| 6536 | |
| 6537 int MacroAssembler::load_unsigned_byte(Register dst, Address src) { | |
| 6538 // According to Intel Doc. AP-526, "Zero-Extension of Short", p.16, | |
| 6539 // and "3.9 Partial Register Penalties", p. 22). | |
| 6540 int off; | |
| 6541 if (LP64_ONLY(true || ) VM_Version::is_P6() || src.uses(dst)) { | |
| 6542 off = offset(); | |
| 6543 movzbl(dst, src); // movzxb | |
| 6544 } else { | |
| 6545 xorl(dst, dst); | |
| 6546 off = offset(); | |
| 6547 movb(dst, src); | |
| 6548 } | |
| 6549 return off; | |
| 6550 } | |
| 6551 | |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6552 // Note: load_unsigned_short used to be called load_unsigned_word. |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6553 int MacroAssembler::load_unsigned_short(Register dst, Address src) { |
| 304 | 6554 // According to Intel Doc. AP-526, "Zero-Extension of Short", p.16, |
| 6555 // and "3.9 Partial Register Penalties", p. 22). | |
| 6556 int off; | |
| 6557 if (LP64_ONLY(true ||) VM_Version::is_P6() || src.uses(dst)) { | |
| 6558 off = offset(); | |
| 6559 movzwl(dst, src); // movzxw | |
| 6560 } else { | |
| 6561 xorl(dst, dst); | |
| 6562 off = offset(); | |
| 6563 movw(dst, src); | |
| 6564 } | |
| 6565 return off; | |
| 6566 } | |
| 6567 | |
|
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6568 void MacroAssembler::load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2) { |
| 1503 | 6569 switch (size_in_bytes) { |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6570 #ifndef _LP64 |
|
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6571 case 8: |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6572 assert(dst2 != noreg, "second dest register required"); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6573 movl(dst, src); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6574 movl(dst2, src.plus_disp(BytesPerInt)); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6575 break; |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6576 #else |
|
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6577 case 8: movq(dst, src); break; |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6578 #endif |
|
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6579 case 4: movl(dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6580 case 2: is_signed ? load_signed_short(dst, src) : load_unsigned_short(dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6581 case 1: is_signed ? load_signed_byte( dst, src) : load_unsigned_byte( dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6582 default: ShouldNotReachHere(); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6583 } |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6584 } |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6585 |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6586 void MacroAssembler::store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2) { |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6587 switch (size_in_bytes) { |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6588 #ifndef _LP64 |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6589 case 8: |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6590 assert(src2 != noreg, "second source register required"); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6591 movl(dst, src); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6592 movl(dst.plus_disp(BytesPerInt), src2); |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6593 break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6594 #else |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6595 case 8: movq(dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6596 #endif |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6597 case 4: movl(dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6598 case 2: movw(dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6599 case 1: movb(dst, src); break; |
|
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2100
diff
changeset
|
6600 default: ShouldNotReachHere(); |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6601 } |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6602 } |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
6603 |
| 304 | 6604 void MacroAssembler::mov32(AddressLiteral dst, Register src) { |
| 6605 if (reachable(dst)) { | |
| 6606 movl(as_Address(dst), src); | |
| 6607 } else { | |
| 6608 lea(rscratch1, dst); | |
| 6609 movl(Address(rscratch1, 0), src); | |
| 6610 } | |
| 6611 } | |
| 6612 | |
| 6613 void MacroAssembler::mov32(Register dst, AddressLiteral src) { | |
| 6614 if (reachable(src)) { | |
| 6615 movl(dst, as_Address(src)); | |
| 6616 } else { | |
| 6617 lea(rscratch1, src); | |
| 6618 movl(dst, Address(rscratch1, 0)); | |
| 6619 } | |
| 0 | 6620 } |
| 6621 | |
| 6622 // C++ bool manipulation | |
| 6623 | |
| 6624 void MacroAssembler::movbool(Register dst, Address src) { | |
| 6625 if(sizeof(bool) == 1) | |
| 6626 movb(dst, src); | |
| 6627 else if(sizeof(bool) == 2) | |
| 6628 movw(dst, src); | |
| 6629 else if(sizeof(bool) == 4) | |
| 6630 movl(dst, src); | |
| 6631 else | |
| 6632 // unsupported | |
| 6633 ShouldNotReachHere(); | |
| 6634 } | |
| 6635 | |
| 6636 void MacroAssembler::movbool(Address dst, bool boolconst) { | |
| 6637 if(sizeof(bool) == 1) | |
| 6638 movb(dst, (int) boolconst); | |
| 6639 else if(sizeof(bool) == 2) | |
| 6640 movw(dst, (int) boolconst); | |
| 6641 else if(sizeof(bool) == 4) | |
| 6642 movl(dst, (int) boolconst); | |
| 6643 else | |
| 6644 // unsupported | |
| 6645 ShouldNotReachHere(); | |
| 6646 } | |
| 6647 | |
| 6648 void MacroAssembler::movbool(Address dst, Register src) { | |
| 6649 if(sizeof(bool) == 1) | |
| 6650 movb(dst, src); | |
| 6651 else if(sizeof(bool) == 2) | |
| 6652 movw(dst, src); | |
| 6653 else if(sizeof(bool) == 4) | |
| 6654 movl(dst, src); | |
| 6655 else | |
| 6656 // unsupported | |
| 6657 ShouldNotReachHere(); | |
| 6658 } | |
| 6659 | |
| 304 | 6660 void MacroAssembler::movbyte(ArrayAddress dst, int src) { |
| 6661 movb(as_Address(dst), src); | |
| 6662 } | |
| 6663 | |
| 6664 void MacroAssembler::movdbl(XMMRegister dst, AddressLiteral src) { | |
| 6665 if (reachable(src)) { | |
| 6666 if (UseXmmLoadAndClearUpper) { | |
| 6667 movsd (dst, as_Address(src)); | |
| 6668 } else { | |
| 6669 movlpd(dst, as_Address(src)); | |
| 6670 } | |
| 6671 } else { | |
| 6672 lea(rscratch1, src); | |
| 6673 if (UseXmmLoadAndClearUpper) { | |
| 6674 movsd (dst, Address(rscratch1, 0)); | |
| 6675 } else { | |
| 6676 movlpd(dst, Address(rscratch1, 0)); | |
| 6677 } | |
| 6678 } | |
| 6679 } | |
| 6680 | |
| 6681 void MacroAssembler::movflt(XMMRegister dst, AddressLiteral src) { | |
| 6682 if (reachable(src)) { | |
| 6683 movss(dst, as_Address(src)); | |
| 6684 } else { | |
| 6685 lea(rscratch1, src); | |
| 6686 movss(dst, Address(rscratch1, 0)); | |
| 6687 } | |
| 6688 } | |
| 6689 | |
| 6690 void MacroAssembler::movptr(Register dst, Register src) { | |
| 6691 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
| 6692 } | |
| 6693 | |
| 6694 void MacroAssembler::movptr(Register dst, Address src) { | |
| 6695 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
| 6696 } | |
| 6697 | |
| 6698 // src should NEVER be a real pointer. Use AddressLiteral for true pointers | |
| 6699 void MacroAssembler::movptr(Register dst, intptr_t src) { | |
| 6700 LP64_ONLY(mov64(dst, src)) NOT_LP64(movl(dst, src)); | |
| 6701 } | |
| 6702 | |
| 6703 void MacroAssembler::movptr(Address dst, Register src) { | |
| 6704 LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src)); | |
| 6705 } | |
| 6706 | |
| 6707 void MacroAssembler::movss(XMMRegister dst, AddressLiteral src) { | |
| 6708 if (reachable(src)) { | |
| 6709 movss(dst, as_Address(src)); | |
| 6710 } else { | |
| 6711 lea(rscratch1, src); | |
| 6712 movss(dst, Address(rscratch1, 0)); | |
| 6713 } | |
| 6714 } | |
| 6715 | |
| 6716 void MacroAssembler::null_check(Register reg, int offset) { | |
| 6717 if (needs_explicit_null_check(offset)) { | |
| 6718 // provoke OS NULL exception if reg = NULL by | |
| 6719 // accessing M[reg] w/o changing any (non-CC) registers | |
| 6720 // NOTE: cmpl is plenty here to provoke a segv | |
| 6721 cmpptr(rax, Address(reg, 0)); | |
| 6722 // Note: should probably use testl(rax, Address(reg, 0)); | |
| 6723 // may be shorter code (however, this version of | |
| 6724 // testl needs to be implemented first) | |
| 6725 } else { | |
| 6726 // nothing to do, (later) access of M[reg + offset] | |
| 6727 // will provoke OS NULL exception if reg = NULL | |
| 6728 } | |
| 6729 } | |
| 6730 | |
| 6731 void MacroAssembler::os_breakpoint() { | |
| 6732 // instead of directly emitting a breakpoint, call os:breakpoint for better debugability | |
| 6733 // (e.g., MSVC can't call ps() otherwise) | |
| 6734 call(RuntimeAddress(CAST_FROM_FN_PTR(address, os::breakpoint))); | |
| 6735 } | |
| 6736 | |
| 6737 void MacroAssembler::pop_CPU_state() { | |
| 6738 pop_FPU_state(); | |
| 6739 pop_IU_state(); | |
| 6740 } | |
| 6741 | |
| 6742 void MacroAssembler::pop_FPU_state() { | |
| 6743 NOT_LP64(frstor(Address(rsp, 0));) | |
| 6744 LP64_ONLY(fxrstor(Address(rsp, 0));) | |
| 6745 addptr(rsp, FPUStateSizeInWords * wordSize); | |
| 6746 } | |
| 6747 | |
| 6748 void MacroAssembler::pop_IU_state() { | |
| 6749 popa(); | |
| 6750 LP64_ONLY(addq(rsp, 8)); | |
| 6751 popf(); | |
| 6752 } | |
| 6753 | |
| 6754 // Save Integer and Float state | |
| 6755 // Warning: Stack must be 16 byte aligned (64bit) | |
| 6756 void MacroAssembler::push_CPU_state() { | |
| 6757 push_IU_state(); | |
| 6758 push_FPU_state(); | |
| 6759 } | |
| 6760 | |
| 6761 void MacroAssembler::push_FPU_state() { | |
| 6762 subptr(rsp, FPUStateSizeInWords * wordSize); | |
| 6763 #ifndef _LP64 | |
| 6764 fnsave(Address(rsp, 0)); | |
| 6765 fwait(); | |
| 6766 #else | |
| 6767 fxsave(Address(rsp, 0)); | |
| 6768 #endif // LP64 | |
| 6769 } | |
| 6770 | |
| 6771 void MacroAssembler::push_IU_state() { | |
| 6772 // Push flags first because pusha kills them | |
| 6773 pushf(); | |
| 6774 // Make sure rsp stays 16-byte aligned | |
| 6775 LP64_ONLY(subq(rsp, 8)); | |
| 6776 pusha(); | |
| 6777 } | |
| 6778 | |
| 6779 void MacroAssembler::reset_last_Java_frame(Register java_thread, bool clear_fp, bool clear_pc) { | |
| 6780 // determine java_thread register | |
| 6781 if (!java_thread->is_valid()) { | |
| 6782 java_thread = rdi; | |
| 6783 get_thread(java_thread); | |
| 6784 } | |
| 6785 // we must set sp to zero to clear frame | |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
6786 movptr(Address(java_thread, JavaThread::last_Java_sp_offset()), NULL_WORD); |
| 304 | 6787 if (clear_fp) { |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
6788 movptr(Address(java_thread, JavaThread::last_Java_fp_offset()), NULL_WORD); |
| 304 | 6789 } |
| 6790 | |
| 6791 if (clear_pc) | |
|
512
db4caa99ef11
6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents:
420
diff
changeset
|
6792 movptr(Address(java_thread, JavaThread::last_Java_pc_offset()), NULL_WORD); |
| 304 | 6793 |
| 6794 } | |
| 6795 | |
| 6796 void MacroAssembler::restore_rax(Register tmp) { | |
| 6797 if (tmp == noreg) pop(rax); | |
| 6798 else if (tmp != rax) mov(rax, tmp); | |
| 6799 } | |
| 6800 | |
| 6801 void MacroAssembler::round_to(Register reg, int modulus) { | |
| 6802 addptr(reg, modulus - 1); | |
| 6803 andptr(reg, -modulus); | |
| 6804 } | |
| 6805 | |
| 6806 void MacroAssembler::save_rax(Register tmp) { | |
| 6807 if (tmp == noreg) push(rax); | |
| 6808 else if (tmp != rax) mov(tmp, rax); | |
| 6809 } | |
| 6810 | |
| 6811 // Write serialization page so VM thread can do a pseudo remote membar. | |
| 6812 // We use the current thread pointer to calculate a thread specific | |
| 6813 // offset to write to within the page. This minimizes bus traffic | |
| 6814 // due to cache line collision. | |
| 6815 void MacroAssembler::serialize_memory(Register thread, Register tmp) { | |
| 6816 movl(tmp, thread); | |
| 6817 shrl(tmp, os::get_serialize_page_shift_count()); | |
| 6818 andl(tmp, (os::vm_page_size() - sizeof(int))); | |
| 6819 | |
| 6820 Address index(noreg, tmp, Address::times_1); | |
| 6821 ExternalAddress page(os::get_memory_serialize_page()); | |
| 6822 | |
|
606
19962e74284f
6811384: MacroAssembler::serialize_memory may touch next page on amd64
never
parents:
520
diff
changeset
|
6823 // Size of store must match masking code above |
|
19962e74284f
6811384: MacroAssembler::serialize_memory may touch next page on amd64
never
parents:
520
diff
changeset
|
6824 movl(as_Address(ArrayAddress(page, index)), tmp); |
| 304 | 6825 } |
| 6826 | |
| 6827 // Calls to C land | |
| 6828 // | |
| 6829 // When entering C land, the rbp, & rsp of the last Java frame have to be recorded | |
| 6830 // in the (thread-local) JavaThread object. When leaving C land, the last Java fp | |
| 6831 // has to be reset to 0. This is required to allow proper stack traversal. | |
| 6832 void MacroAssembler::set_last_Java_frame(Register java_thread, | |
| 6833 Register last_java_sp, | |
| 6834 Register last_java_fp, | |
| 6835 address last_java_pc) { | |
| 6836 // determine java_thread register | |
| 6837 if (!java_thread->is_valid()) { | |
| 6838 java_thread = rdi; | |
| 6839 get_thread(java_thread); | |
| 6840 } | |
| 6841 // determine last_java_sp register | |
| 6842 if (!last_java_sp->is_valid()) { | |
| 6843 last_java_sp = rsp; | |
| 6844 } | |
| 6845 | |
| 6846 // last_java_fp is optional | |
| 6847 | |
| 6848 if (last_java_fp->is_valid()) { | |
| 6849 movptr(Address(java_thread, JavaThread::last_Java_fp_offset()), last_java_fp); | |
| 6850 } | |
| 6851 | |
| 6852 // last_java_pc is optional | |
| 6853 | |
| 6854 if (last_java_pc != NULL) { | |
| 6855 lea(Address(java_thread, | |
| 6856 JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset()), | |
| 6857 InternalAddress(last_java_pc)); | |
| 6858 | |
| 6859 } | |
| 6860 movptr(Address(java_thread, JavaThread::last_Java_sp_offset()), last_java_sp); | |
| 6861 } | |
| 6862 | |
| 6863 void MacroAssembler::shlptr(Register dst, int imm8) { | |
| 6864 LP64_ONLY(shlq(dst, imm8)) NOT_LP64(shll(dst, imm8)); | |
| 6865 } | |
| 6866 | |
| 6867 void MacroAssembler::shrptr(Register dst, int imm8) { | |
| 6868 LP64_ONLY(shrq(dst, imm8)) NOT_LP64(shrl(dst, imm8)); | |
| 6869 } | |
| 6870 | |
| 6871 void MacroAssembler::sign_extend_byte(Register reg) { | |
| 6872 if (LP64_ONLY(true ||) (VM_Version::is_P6() && reg->has_byte_register())) { | |
| 6873 movsbl(reg, reg); // movsxb | |
| 6874 } else { | |
| 6875 shll(reg, 24); | |
| 6876 sarl(reg, 24); | |
| 6877 } | |
| 6878 } | |
| 6879 | |
| 6880 void MacroAssembler::sign_extend_short(Register reg) { | |
| 6881 if (LP64_ONLY(true ||) VM_Version::is_P6()) { | |
| 6882 movswl(reg, reg); // movsxw | |
| 6883 } else { | |
| 6884 shll(reg, 16); | |
| 6885 sarl(reg, 16); | |
| 6886 } | |
| 6887 } | |
| 6888 | |
| 362 | 6889 ////////////////////////////////////////////////////////////////////////////////// |
| 6890 #ifndef SERIALGC | |
| 6891 | |
| 6892 void MacroAssembler::g1_write_barrier_pre(Register obj, | |
| 6893 #ifndef _LP64 | |
| 6894 Register thread, | |
| 6895 #endif | |
| 6896 Register tmp, | |
| 6897 Register tmp2, | |
| 6898 bool tosca_live) { | |
| 6899 LP64_ONLY(Register thread = r15_thread;) | |
| 6900 Address in_progress(thread, in_bytes(JavaThread::satb_mark_queue_offset() + | |
| 6901 PtrQueue::byte_offset_of_active())); | |
| 6902 | |
| 6903 Address index(thread, in_bytes(JavaThread::satb_mark_queue_offset() + | |
| 6904 PtrQueue::byte_offset_of_index())); | |
| 6905 Address buffer(thread, in_bytes(JavaThread::satb_mark_queue_offset() + | |
| 6906 PtrQueue::byte_offset_of_buf())); | |
| 6907 | |
| 6908 | |
| 6909 Label done; | |
| 6910 Label runtime; | |
| 6911 | |
| 6912 // if (!marking_in_progress) goto done; | |
| 6913 if (in_bytes(PtrQueue::byte_width_of_active()) == 4) { | |
| 6914 cmpl(in_progress, 0); | |
| 6915 } else { | |
| 6916 assert(in_bytes(PtrQueue::byte_width_of_active()) == 1, "Assumption"); | |
| 6917 cmpb(in_progress, 0); | |
| 6918 } | |
| 6919 jcc(Assembler::equal, done); | |
| 6920 | |
| 6921 // if (x.f == NULL) goto done; | |
|
845
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6922 #ifdef _LP64 |
|
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6923 load_heap_oop(tmp2, Address(obj, 0)); |
|
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6924 #else |
|
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6925 movptr(tmp2, Address(obj, 0)); |
|
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6926 #endif |
|
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6927 cmpptr(tmp2, (int32_t) NULL_WORD); |
| 362 | 6928 jcc(Assembler::equal, done); |
| 6929 | |
| 6930 // Can we store original value in the thread's buffer? | |
| 6931 | |
| 6932 #ifdef _LP64 | |
|
845
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6933 movslq(tmp, index); |
| 362 | 6934 cmpq(tmp, 0); |
| 6935 #else | |
| 6936 cmpl(index, 0); | |
| 6937 #endif | |
| 6938 jcc(Assembler::equal, runtime); | |
| 6939 #ifdef _LP64 | |
| 6940 subq(tmp, wordSize); | |
| 6941 movl(index, tmp); | |
| 6942 addq(tmp, buffer); | |
| 6943 #else | |
| 6944 subl(index, wordSize); | |
| 6945 movl(tmp, buffer); | |
| 6946 addl(tmp, index); | |
| 6947 #endif | |
| 6948 movptr(Address(tmp, 0), tmp2); | |
| 6949 jmp(done); | |
| 6950 bind(runtime); | |
| 6951 // save the live input values | |
| 6952 if(tosca_live) push(rax); | |
| 6953 push(obj); | |
| 6954 #ifdef _LP64 | |
|
845
df6caf649ff7
6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents:
775
diff
changeset
|
6955 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_pre), tmp2, r15_thread); |
| 362 | 6956 #else |
| 6957 push(thread); | |
| 6958 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_pre), tmp2, thread); | |
| 6959 pop(thread); | |
| 6960 #endif | |
| 6961 pop(obj); | |
| 6962 if(tosca_live) pop(rax); | |
| 6963 bind(done); | |
| 6964 | |
| 6965 } | |
| 6966 | |
| 6967 void MacroAssembler::g1_write_barrier_post(Register store_addr, | |
| 6968 Register new_val, | |
| 6969 #ifndef _LP64 | |
| 6970 Register thread, | |
| 6971 #endif | |
| 6972 Register tmp, | |
| 6973 Register tmp2) { | |
| 6974 | |
| 6975 LP64_ONLY(Register thread = r15_thread;) | |
| 6976 Address queue_index(thread, in_bytes(JavaThread::dirty_card_queue_offset() + | |
| 6977 PtrQueue::byte_offset_of_index())); | |
| 6978 Address buffer(thread, in_bytes(JavaThread::dirty_card_queue_offset() + | |
| 6979 PtrQueue::byte_offset_of_buf())); | |
| 6980 BarrierSet* bs = Universe::heap()->barrier_set(); | |
| 6981 CardTableModRefBS* ct = (CardTableModRefBS*)bs; | |
| 6982 Label done; | |
| 6983 Label runtime; | |
| 6984 | |
| 6985 // Does store cross heap regions? | |
| 6986 | |
| 6987 movptr(tmp, store_addr); | |
| 6988 xorptr(tmp, new_val); | |
| 6989 shrptr(tmp, HeapRegion::LogOfHRGrainBytes); | |
| 6990 jcc(Assembler::equal, done); | |
| 6991 | |
| 6992 // crosses regions, storing NULL? | |
| 6993 | |
| 6994 cmpptr(new_val, (int32_t) NULL_WORD); | |
| 6995 jcc(Assembler::equal, done); | |
| 6996 | |
| 6997 // storing region crossing non-NULL, is card already dirty? | |
| 6998 | |
| 6999 ExternalAddress cardtable((address) ct->byte_map_base); | |
| 7000 assert(sizeof(*ct->byte_map_base) == sizeof(jbyte), "adjust this code"); | |
| 7001 #ifdef _LP64 | |
| 7002 const Register card_addr = tmp; | |
| 7003 | |
| 7004 movq(card_addr, store_addr); | |
| 7005 shrq(card_addr, CardTableModRefBS::card_shift); | |
| 7006 | |
| 7007 lea(tmp2, cardtable); | |
| 7008 | |
| 7009 // get the address of the card | |
| 7010 addq(card_addr, tmp2); | |
| 7011 #else | |
| 7012 const Register card_index = tmp; | |
| 7013 | |
| 7014 movl(card_index, store_addr); | |
| 7015 shrl(card_index, CardTableModRefBS::card_shift); | |
| 7016 | |
| 7017 Address index(noreg, card_index, Address::times_1); | |
| 7018 const Register card_addr = tmp; | |
| 7019 lea(card_addr, as_Address(ArrayAddress(cardtable, index))); | |
| 7020 #endif | |
| 7021 cmpb(Address(card_addr, 0), 0); | |
| 7022 jcc(Assembler::equal, done); | |
| 7023 | |
| 7024 // storing a region crossing, non-NULL oop, card is clean. | |
| 7025 // dirty card and log. | |
| 7026 | |
| 7027 movb(Address(card_addr, 0), 0); | |
| 7028 | |
| 7029 cmpl(queue_index, 0); | |
| 7030 jcc(Assembler::equal, runtime); | |
| 7031 subl(queue_index, wordSize); | |
| 7032 movptr(tmp2, buffer); | |
| 7033 #ifdef _LP64 | |
| 7034 movslq(rscratch1, queue_index); | |
| 7035 addq(tmp2, rscratch1); | |
| 7036 movq(Address(tmp2, 0), card_addr); | |
| 7037 #else | |
| 7038 addl(tmp2, queue_index); | |
| 7039 movl(Address(tmp2, 0), card_index); | |
| 7040 #endif | |
| 7041 jmp(done); | |
| 7042 | |
| 7043 bind(runtime); | |
| 7044 // save the live input values | |
| 7045 push(store_addr); | |
| 7046 push(new_val); | |
| 7047 #ifdef _LP64 | |
| 7048 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_post), card_addr, r15_thread); | |
| 7049 #else | |
| 7050 push(thread); | |
| 7051 call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::g1_wb_post), card_addr, thread); | |
| 7052 pop(thread); | |
| 7053 #endif | |
| 7054 pop(new_val); | |
| 7055 pop(store_addr); | |
| 7056 | |
| 7057 bind(done); | |
| 7058 | |
| 7059 } | |
| 7060 | |
| 7061 #endif // SERIALGC | |
| 7062 ////////////////////////////////////////////////////////////////////////////////// | |
| 7063 | |
| 7064 | |
| 304 | 7065 void MacroAssembler::store_check(Register obj) { |
| 7066 // Does a store check for the oop in register obj. The content of | |
| 7067 // register obj is destroyed afterwards. | |
| 7068 store_check_part_1(obj); | |
| 7069 store_check_part_2(obj); | |
| 7070 } | |
| 7071 | |
| 7072 void MacroAssembler::store_check(Register obj, Address dst) { | |
| 7073 store_check(obj); | |
| 7074 } | |
| 7075 | |
| 7076 | |
| 7077 // split the store check operation so that other instructions can be scheduled inbetween | |
| 7078 void MacroAssembler::store_check_part_1(Register obj) { | |
| 7079 BarrierSet* bs = Universe::heap()->barrier_set(); | |
| 7080 assert(bs->kind() == BarrierSet::CardTableModRef, "Wrong barrier set kind"); | |
| 7081 shrptr(obj, CardTableModRefBS::card_shift); | |
| 7082 } | |
| 7083 | |
| 7084 void MacroAssembler::store_check_part_2(Register obj) { | |
| 7085 BarrierSet* bs = Universe::heap()->barrier_set(); | |
| 7086 assert(bs->kind() == BarrierSet::CardTableModRef, "Wrong barrier set kind"); | |
| 7087 CardTableModRefBS* ct = (CardTableModRefBS*)bs; | |
| 7088 assert(sizeof(*ct->byte_map_base) == sizeof(jbyte), "adjust this code"); | |
| 7089 | |
| 7090 // The calculation for byte_map_base is as follows: | |
| 7091 // byte_map_base = _byte_map - (uintptr_t(low_bound) >> card_shift); | |
| 7092 // So this essentially converts an address to a displacement and | |
| 7093 // it will never need to be relocated. On 64bit however the value may be too | |
| 7094 // large for a 32bit displacement | |
| 7095 | |
| 7096 intptr_t disp = (intptr_t) ct->byte_map_base; | |
| 7097 if (is_simm32(disp)) { | |
| 7098 Address cardtable(noreg, obj, Address::times_1, disp); | |
| 7099 movb(cardtable, 0); | |
| 7100 } else { | |
| 7101 // By doing it as an ExternalAddress disp could be converted to a rip-relative | |
| 7102 // displacement and done in a single instruction given favorable mapping and | |
| 7103 // a smarter version of as_Address. Worst case it is two instructions which | |
| 7104 // is no worse off then loading disp into a register and doing as a simple | |
| 7105 // Address() as above. | |
| 7106 // We can't do as ExternalAddress as the only style since if disp == 0 we'll | |
| 7107 // assert since NULL isn't acceptable in a reloci (see 6644928). In any case | |
| 7108 // in some cases we'll get a single instruction version. | |
| 7109 | |
| 7110 ExternalAddress cardtable((address)disp); | |
| 7111 Address index(noreg, obj, Address::times_1); | |
| 7112 movb(as_Address(ArrayAddress(cardtable, index)), 0); | |
| 7113 } | |
| 7114 } | |
| 7115 | |
| 7116 void MacroAssembler::subptr(Register dst, int32_t imm32) { | |
| 7117 LP64_ONLY(subq(dst, imm32)) NOT_LP64(subl(dst, imm32)); | |
| 7118 } | |
| 7119 | |
| 7120 void MacroAssembler::subptr(Register dst, Register src) { | |
| 7121 LP64_ONLY(subq(dst, src)) NOT_LP64(subl(dst, src)); | |
| 7122 } | |
| 7123 | |
| 7124 void MacroAssembler::test32(Register src1, AddressLiteral src2) { | |
| 7125 // src2 must be rval | |
| 7126 | |
| 7127 if (reachable(src2)) { | |
| 7128 testl(src1, as_Address(src2)); | |
| 7129 } else { | |
| 7130 lea(rscratch1, src2); | |
| 7131 testl(src1, Address(rscratch1, 0)); | |
| 7132 } | |
| 7133 } | |
| 7134 | |
| 7135 // C++ bool manipulation | |
| 0 | 7136 void MacroAssembler::testbool(Register dst) { |
| 7137 if(sizeof(bool) == 1) | |
| 304 | 7138 testb(dst, 0xff); |
| 0 | 7139 else if(sizeof(bool) == 2) { |
| 7140 // testw implementation needed for two byte bools | |
| 7141 ShouldNotReachHere(); | |
| 7142 } else if(sizeof(bool) == 4) | |
| 7143 testl(dst, dst); | |
| 7144 else | |
| 7145 // unsupported | |
| 7146 ShouldNotReachHere(); | |
| 7147 } | |
| 7148 | |
| 304 | 7149 void MacroAssembler::testptr(Register dst, Register src) { |
| 7150 LP64_ONLY(testq(dst, src)) NOT_LP64(testl(dst, src)); | |
| 7151 } | |
| 7152 | |
| 7153 // Defines obj, preserves var_size_in_bytes, okay for t2 == var_size_in_bytes. | |
| 7154 void MacroAssembler::tlab_allocate(Register obj, | |
| 7155 Register var_size_in_bytes, | |
| 7156 int con_size_in_bytes, | |
| 7157 Register t1, | |
| 7158 Register t2, | |
| 7159 Label& slow_case) { | |
| 7160 assert_different_registers(obj, t1, t2); | |
| 7161 assert_different_registers(obj, var_size_in_bytes, t1); | |
| 7162 Register end = t2; | |
| 7163 Register thread = NOT_LP64(t1) LP64_ONLY(r15_thread); | |
| 7164 | |
| 7165 verify_tlab(); | |
| 7166 | |
| 7167 NOT_LP64(get_thread(thread)); | |
| 7168 | |
| 7169 movptr(obj, Address(thread, JavaThread::tlab_top_offset())); | |
| 7170 if (var_size_in_bytes == noreg) { | |
| 7171 lea(end, Address(obj, con_size_in_bytes)); | |
| 7172 } else { | |
| 7173 lea(end, Address(obj, var_size_in_bytes, Address::times_1)); | |
| 7174 } | |
| 7175 cmpptr(end, Address(thread, JavaThread::tlab_end_offset())); | |
| 7176 jcc(Assembler::above, slow_case); | |
| 7177 | |
| 7178 // update the tlab top pointer | |
| 7179 movptr(Address(thread, JavaThread::tlab_top_offset()), end); | |
| 7180 | |
| 7181 // recover var_size_in_bytes if necessary | |
| 7182 if (var_size_in_bytes == end) { | |
| 7183 subptr(var_size_in_bytes, obj); | |
| 7184 } | |
| 7185 verify_tlab(); | |
| 7186 } | |
| 7187 | |
| 7188 // Preserves rbx, and rdx. | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7189 Register MacroAssembler::tlab_refill(Label& retry, |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7190 Label& try_eden, |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7191 Label& slow_case) { |
| 304 | 7192 Register top = rax; |
| 7193 Register t1 = rcx; | |
| 7194 Register t2 = rsi; | |
| 7195 Register thread_reg = NOT_LP64(rdi) LP64_ONLY(r15_thread); | |
| 7196 assert_different_registers(top, thread_reg, t1, t2, /* preserve: */ rbx, rdx); | |
| 7197 Label do_refill, discard_tlab; | |
| 7198 | |
| 7199 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) { | |
| 7200 // No allocation in the shared eden. | |
| 7201 jmp(slow_case); | |
| 7202 } | |
| 7203 | |
| 7204 NOT_LP64(get_thread(thread_reg)); | |
| 7205 | |
| 7206 movptr(top, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset()))); | |
| 7207 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_end_offset()))); | |
| 7208 | |
| 7209 // calculate amount of free space | |
| 7210 subptr(t1, top); | |
| 7211 shrptr(t1, LogHeapWordSize); | |
| 7212 | |
| 7213 // Retain tlab and allocate object in shared space if | |
| 7214 // the amount free in the tlab is too large to discard. | |
| 7215 cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_refill_waste_limit_offset()))); | |
| 7216 jcc(Assembler::lessEqual, discard_tlab); | |
| 7217 | |
| 7218 // Retain | |
| 7219 // %%% yuck as movptr... | |
| 7220 movptr(t2, (int32_t) ThreadLocalAllocBuffer::refill_waste_limit_increment()); | |
| 7221 addptr(Address(thread_reg, in_bytes(JavaThread::tlab_refill_waste_limit_offset())), t2); | |
| 7222 if (TLABStats) { | |
| 7223 // increment number of slow_allocations | |
| 7224 addl(Address(thread_reg, in_bytes(JavaThread::tlab_slow_allocations_offset())), 1); | |
| 7225 } | |
| 7226 jmp(try_eden); | |
| 7227 | |
| 7228 bind(discard_tlab); | |
| 7229 if (TLABStats) { | |
| 7230 // increment number of refills | |
| 7231 addl(Address(thread_reg, in_bytes(JavaThread::tlab_number_of_refills_offset())), 1); | |
| 7232 // accumulate wastage -- t1 is amount free in tlab | |
| 7233 addl(Address(thread_reg, in_bytes(JavaThread::tlab_fast_refill_waste_offset())), t1); | |
| 7234 } | |
| 7235 | |
| 7236 // if tlab is currently allocated (top or end != null) then | |
| 7237 // fill [top, end + alignment_reserve) with array object | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7238 testptr(top, top); |
| 304 | 7239 jcc(Assembler::zero, do_refill); |
| 7240 | |
| 7241 // set up the mark word | |
| 7242 movptr(Address(top, oopDesc::mark_offset_in_bytes()), (intptr_t)markOopDesc::prototype()->copy_set_hash(0x2)); | |
| 7243 // set the length to the remaining space | |
| 7244 subptr(t1, typeArrayOopDesc::header_size(T_INT)); | |
| 7245 addptr(t1, (int32_t)ThreadLocalAllocBuffer::alignment_reserve()); | |
| 7246 shlptr(t1, log2_intptr(HeapWordSize/sizeof(jint))); | |
| 1690 | 7247 movl(Address(top, arrayOopDesc::length_offset_in_bytes()), t1); |
| 304 | 7248 // set klass to intArrayKlass |
| 7249 // dubious reloc why not an oop reloc? | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7250 movptr(t1, ExternalAddress((address)Universe::intArrayKlassObj_addr())); |
| 304 | 7251 // store klass last. concurrent gcs assumes klass length is valid if |
| 7252 // klass field is not null. | |
| 7253 store_klass(top, t1); | |
| 7254 | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7255 movptr(t1, top); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7256 subptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_start_offset()))); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7257 incr_allocated_bytes(thread_reg, t1, 0); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7258 |
| 304 | 7259 // refill the tlab with an eden allocation |
| 7260 bind(do_refill); | |
| 7261 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_size_offset()))); | |
| 7262 shlptr(t1, LogHeapWordSize); | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7263 // allocate new tlab, address returned in top |
| 304 | 7264 eden_allocate(top, t1, 0, t2, slow_case); |
| 7265 | |
| 7266 // Check that t1 was preserved in eden_allocate. | |
| 7267 #ifdef ASSERT | |
| 7268 if (UseTLAB) { | |
| 7269 Label ok; | |
| 7270 Register tsize = rsi; | |
| 7271 assert_different_registers(tsize, thread_reg, t1); | |
| 7272 push(tsize); | |
| 7273 movptr(tsize, Address(thread_reg, in_bytes(JavaThread::tlab_size_offset()))); | |
| 7274 shlptr(tsize, LogHeapWordSize); | |
| 7275 cmpptr(t1, tsize); | |
| 7276 jcc(Assembler::equal, ok); | |
| 7277 stop("assert(t1 != tlab size)"); | |
| 7278 should_not_reach_here(); | |
| 7279 | |
| 7280 bind(ok); | |
| 7281 pop(tsize); | |
| 7282 } | |
| 7283 #endif | |
| 7284 movptr(Address(thread_reg, in_bytes(JavaThread::tlab_start_offset())), top); | |
| 7285 movptr(Address(thread_reg, in_bytes(JavaThread::tlab_top_offset())), top); | |
| 7286 addptr(top, t1); | |
| 7287 subptr(top, (int32_t)ThreadLocalAllocBuffer::alignment_reserve_in_bytes()); | |
| 7288 movptr(Address(thread_reg, in_bytes(JavaThread::tlab_end_offset())), top); | |
| 7289 verify_tlab(); | |
| 7290 jmp(retry); | |
|
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7291 |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7292 return thread_reg; // for use by caller |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7293 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7294 |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7295 void MacroAssembler::incr_allocated_bytes(Register thread, |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7296 Register var_size_in_bytes, |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7297 int con_size_in_bytes, |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7298 Register t1) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7299 #ifdef _LP64 |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7300 if (var_size_in_bytes->is_valid()) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7301 addq(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), var_size_in_bytes); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7302 } else { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7303 addq(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), con_size_in_bytes); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7304 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7305 #else |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7306 if (!thread->is_valid()) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7307 assert(t1->is_valid(), "need temp reg"); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7308 thread = t1; |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7309 get_thread(thread); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7310 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7311 |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7312 if (var_size_in_bytes->is_valid()) { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7313 addl(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), var_size_in_bytes); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7314 } else { |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7315 addl(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())), con_size_in_bytes); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7316 } |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7317 adcl(Address(thread, in_bytes(JavaThread::allocated_bytes_offset())+4), 0); |
|
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2014
diff
changeset
|
7318 #endif |
| 304 | 7319 } |
| 7320 | |
| 7321 static const double pi_4 = 0.7853981633974483; | |
| 7322 | |
| 7323 void MacroAssembler::trigfunc(char trig, int num_fpu_regs_in_use) { | |
| 7324 // A hand-coded argument reduction for values in fabs(pi/4, pi/2) | |
| 7325 // was attempted in this code; unfortunately it appears that the | |
| 7326 // switch to 80-bit precision and back causes this to be | |
| 7327 // unprofitable compared with simply performing a runtime call if | |
| 7328 // the argument is out of the (-pi/4, pi/4) range. | |
| 7329 | |
| 7330 Register tmp = noreg; | |
| 7331 if (!VM_Version::supports_cmov()) { | |
| 7332 // fcmp needs a temporary so preserve rbx, | |
| 7333 tmp = rbx; | |
| 7334 push(tmp); | |
| 7335 } | |
| 7336 | |
| 7337 Label slow_case, done; | |
| 7338 | |
|
520
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7339 ExternalAddress pi4_adr = (address)&pi_4; |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7340 if (reachable(pi4_adr)) { |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7341 // x ?<= pi/4 |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7342 fld_d(pi4_adr); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7343 fld_s(1); // Stack: X PI/4 X |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7344 fabs(); // Stack: |X| PI/4 X |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7345 fcmp(tmp); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7346 jcc(Assembler::above, slow_case); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7347 |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7348 // fastest case: -pi/4 <= x <= pi/4 |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7349 switch(trig) { |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7350 case 's': |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7351 fsin(); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7352 break; |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7353 case 'c': |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7354 fcos(); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7355 break; |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7356 case 't': |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7357 ftan(); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7358 break; |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7359 default: |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7360 assert(false, "bad intrinsic"); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7361 break; |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7362 } |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7363 jmp(done); |
|
52a431267315
6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents:
512
diff
changeset
|
7364 } |
| 304 | 7365 |
| 7366 // slow case: runtime call | |
| 7367 bind(slow_case); | |
| 7368 // Preserve registers across runtime call | |
| 7369 pusha(); | |
| 7370 int incoming_argument_and_return_value_offset = -1; | |
| 7371 if (num_fpu_regs_in_use > 1) { | |
| 7372 // Must preserve all other FPU regs (could alternatively convert | |
| 7373 // SharedRuntime::dsin and dcos into assembly routines known not to trash | |
| 7374 // FPU state, but can not trust C compiler) | |
| 7375 NEEDS_CLEANUP; | |
| 7376 // NOTE that in this case we also push the incoming argument to | |
| 7377 // the stack and restore it later; we also use this stack slot to | |
| 7378 // hold the return value from dsin or dcos. | |
| 7379 for (int i = 0; i < num_fpu_regs_in_use; i++) { | |
| 7380 subptr(rsp, sizeof(jdouble)); | |
| 7381 fstp_d(Address(rsp, 0)); | |
| 7382 } | |
| 7383 incoming_argument_and_return_value_offset = sizeof(jdouble)*(num_fpu_regs_in_use-1); | |
| 7384 fld_d(Address(rsp, incoming_argument_and_return_value_offset)); | |
| 7385 } | |
| 7386 subptr(rsp, sizeof(jdouble)); | |
| 7387 fstp_d(Address(rsp, 0)); | |
| 7388 #ifdef _LP64 | |
| 7389 movdbl(xmm0, Address(rsp, 0)); | |
| 7390 #endif // _LP64 | |
| 7391 | |
| 7392 // NOTE: we must not use call_VM_leaf here because that requires a | |
| 7393 // complete interpreter frame in debug mode -- same bug as 4387334 | |
| 7394 // MacroAssembler::call_VM_leaf_base is perfectly safe and will | |
| 7395 // do proper 64bit abi | |
| 7396 | |
| 7397 NEEDS_CLEANUP; | |
| 7398 // Need to add stack banging before this runtime call if it needs to | |
| 7399 // be taken; however, there is no generic stack banging routine at | |
| 7400 // the MacroAssembler level | |
| 7401 switch(trig) { | |
| 7402 case 's': | |
| 7403 { | |
| 7404 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::dsin), 0); | |
| 7405 } | |
| 7406 break; | |
| 7407 case 'c': | |
| 7408 { | |
| 7409 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::dcos), 0); | |
| 7410 } | |
| 7411 break; | |
| 7412 case 't': | |
| 7413 { | |
| 7414 MacroAssembler::call_VM_leaf_base(CAST_FROM_FN_PTR(address, SharedRuntime::dtan), 0); | |
| 7415 } | |
| 7416 break; | |
| 7417 default: | |
| 7418 assert(false, "bad intrinsic"); | |
| 7419 break; | |
| 7420 } | |
| 7421 #ifdef _LP64 | |
| 7422 movsd(Address(rsp, 0), xmm0); | |
| 7423 fld_d(Address(rsp, 0)); | |
| 7424 #endif // _LP64 | |
| 7425 addptr(rsp, sizeof(jdouble)); | |
| 7426 if (num_fpu_regs_in_use > 1) { | |
| 7427 // Must save return value to stack and then restore entire FPU stack | |
| 7428 fstp_d(Address(rsp, incoming_argument_and_return_value_offset)); | |
| 7429 for (int i = 0; i < num_fpu_regs_in_use; i++) { | |
| 7430 fld_d(Address(rsp, 0)); | |
| 7431 addptr(rsp, sizeof(jdouble)); | |
| 7432 } | |
| 7433 } | |
| 7434 popa(); | |
| 7435 | |
| 7436 // Come here with result in F-TOS | |
| 7437 bind(done); | |
| 7438 | |
| 7439 if (tmp != noreg) { | |
| 7440 pop(tmp); | |
| 7441 } | |
| 7442 } | |
| 7443 | |
| 7444 | |
|
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7445 // Look up the method for a megamorphic invokeinterface call. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7446 // The target method is determined by <intf_klass, itable_index>. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7447 // The receiver klass is in recv_klass. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7448 // On success, the result will be in method_result, and execution falls through. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7449 // On failure, execution transfers to the given label. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7450 void MacroAssembler::lookup_interface_method(Register recv_klass, |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7451 Register intf_klass, |
|
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7452 RegisterOrConstant itable_index, |
|
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7453 Register method_result, |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7454 Register scan_temp, |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7455 Label& L_no_such_interface) { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7456 assert_different_registers(recv_klass, intf_klass, method_result, scan_temp); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7457 assert(itable_index.is_constant() || itable_index.as_register() == method_result, |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7458 "caller must use same register for non-constant itable index as for method"); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7459 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7460 // Compute start of first itableOffsetEntry (which is at the end of the vtable) |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7461 int vtable_base = instanceKlass::vtable_start_offset() * wordSize; |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7462 int itentry_off = itableMethodEntry::method_offset_in_bytes(); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7463 int scan_step = itableOffsetEntry::size() * wordSize; |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7464 int vte_size = vtableEntry::size() * wordSize; |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7465 Address::ScaleFactor times_vte_scale = Address::times_ptr; |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7466 assert(vte_size == wordSize, "else adjust times_vte_scale"); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7467 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7468 movl(scan_temp, Address(recv_klass, instanceKlass::vtable_length_offset() * wordSize)); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7469 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7470 // %%% Could store the aligned, prescaled offset in the klassoop. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7471 lea(scan_temp, Address(recv_klass, scan_temp, times_vte_scale, vtable_base)); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7472 if (HeapWordsPerLong > 1) { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7473 // Round up to align_object_offset boundary |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7474 // see code for instanceKlass::start_of_itable! |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7475 round_to(scan_temp, BytesPerLong); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7476 } |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7477 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7478 // Adjust recv_klass by scaled itable_index, so we can free itable_index. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7479 assert(itableMethodEntry::size() * wordSize == wordSize, "adjust the scaling in the code below"); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7480 lea(recv_klass, Address(recv_klass, itable_index, Address::times_ptr, itentry_off)); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7481 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7482 // for (scan = klass->itable(); scan->interface() != NULL; scan += scan_step) { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7483 // if (scan->interface() == intf) { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7484 // result = (klass + scan->offset() + itable_index); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7485 // } |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7486 // } |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7487 Label search, found_method; |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7488 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7489 for (int peel = 1; peel >= 0; peel--) { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7490 movptr(method_result, Address(scan_temp, itableOffsetEntry::interface_offset_in_bytes())); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7491 cmpptr(intf_klass, method_result); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7492 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7493 if (peel) { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7494 jccb(Assembler::equal, found_method); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7495 } else { |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7496 jccb(Assembler::notEqual, search); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7497 // (invert the test to fall through to found_method...) |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7498 } |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7499 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7500 if (!peel) break; |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7501 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7502 bind(search); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7503 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7504 // Check that the previous entry is non-null. A null entry means that |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7505 // the receiver class doesn't implement the interface, and wasn't the |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7506 // same as when the caller was compiled. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7507 testptr(method_result, method_result); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7508 jcc(Assembler::zero, L_no_such_interface); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7509 addptr(scan_temp, scan_step); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7510 } |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7511 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7512 bind(found_method); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7513 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7514 // Got a hit. |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7515 movl(scan_temp, Address(scan_temp, itableOffsetEntry::offset_offset_in_bytes())); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7516 movptr(method_result, Address(recv_klass, scan_temp, Address::times_1)); |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7517 } |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7518 |
|
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
7519 |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7520 void MacroAssembler::check_klass_subtype(Register sub_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7521 Register super_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7522 Register temp_reg, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7523 Label& L_success) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7524 Label L_failure; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7525 check_klass_subtype_fast_path(sub_klass, super_klass, temp_reg, &L_success, &L_failure, NULL); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7526 check_klass_subtype_slow_path(sub_klass, super_klass, temp_reg, noreg, &L_success, NULL); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7527 bind(L_failure); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7528 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7529 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7530 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7531 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7532 Register super_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7533 Register temp_reg, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7534 Label* L_success, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7535 Label* L_failure, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7536 Label* L_slow_path, |
|
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7537 RegisterOrConstant super_check_offset) { |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7538 assert_different_registers(sub_klass, super_klass, temp_reg); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7539 bool must_load_sco = (super_check_offset.constant_or_zero() == -1); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7540 if (super_check_offset.is_register()) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7541 assert_different_registers(sub_klass, super_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7542 super_check_offset.as_register()); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7543 } else if (must_load_sco) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7544 assert(temp_reg != noreg, "supply either a temp or a register offset"); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7545 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7546 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7547 Label L_fallthrough; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7548 int label_nulls = 0; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7549 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7550 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7551 if (L_slow_path == NULL) { L_slow_path = &L_fallthrough; label_nulls++; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7552 assert(label_nulls <= 1, "at most one NULL in the batch"); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7553 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7554 int sc_offset = (klassOopDesc::header_size() * HeapWordSize + |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7555 Klass::secondary_super_cache_offset_in_bytes()); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7556 int sco_offset = (klassOopDesc::header_size() * HeapWordSize + |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7557 Klass::super_check_offset_offset_in_bytes()); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7558 Address super_check_offset_addr(super_klass, sco_offset); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7559 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7560 // Hacked jcc, which "knows" that L_fallthrough, at least, is in |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7561 // range of a jccb. If this routine grows larger, reconsider at |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7562 // least some of these. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7563 #define local_jcc(assembler_cond, label) \ |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7564 if (&(label) == &L_fallthrough) jccb(assembler_cond, label); \ |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7565 else jcc( assembler_cond, label) /*omit semi*/ |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7566 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7567 // Hacked jmp, which may only be used just before L_fallthrough. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7568 #define final_jmp(label) \ |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7569 if (&(label) == &L_fallthrough) { /*do nothing*/ } \ |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7570 else jmp(label) /*omit semi*/ |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7571 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7572 // If the pointers are equal, we are done (e.g., String[] elements). |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7573 // This self-check enables sharing of secondary supertype arrays among |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7574 // non-primary types such as array-of-interface. Otherwise, each such |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7575 // type would need its own customized SSA. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7576 // We move this check to the front of the fast path because many |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7577 // type checks are in fact trivially successful in this manner, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7578 // so we get a nicely predicted branch right at the start of the check. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7579 cmpptr(sub_klass, super_klass); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7580 local_jcc(Assembler::equal, *L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7581 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7582 // Check the supertype display: |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7583 if (must_load_sco) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7584 // Positive movl does right thing on LP64. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7585 movl(temp_reg, super_check_offset_addr); |
|
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7586 super_check_offset = RegisterOrConstant(temp_reg); |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7587 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7588 Address super_check_addr(sub_klass, super_check_offset, Address::times_1, 0); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7589 cmpptr(super_klass, super_check_addr); // load displayed supertype |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7590 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7591 // This check has worked decisively for primary supers. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7592 // Secondary supers are sought in the super_cache ('super_cache_addr'). |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7593 // (Secondary supers are interfaces and very deeply nested subtypes.) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7594 // This works in the same check above because of a tricky aliasing |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7595 // between the super_cache and the primary super display elements. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7596 // (The 'super_check_addr' can address either, as the case requires.) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7597 // Note that the cache is updated below if it does not help us find |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7598 // what we need immediately. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7599 // So if it was a primary super, we can just fail immediately. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7600 // Otherwise, it's the slow path for us (no success at this point). |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7601 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7602 if (super_check_offset.is_register()) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7603 local_jcc(Assembler::equal, *L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7604 cmpl(super_check_offset.as_register(), sc_offset); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7605 if (L_failure == &L_fallthrough) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7606 local_jcc(Assembler::equal, *L_slow_path); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7607 } else { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7608 local_jcc(Assembler::notEqual, *L_failure); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7609 final_jmp(*L_slow_path); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7610 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7611 } else if (super_check_offset.as_constant() == sc_offset) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7612 // Need a slow path; fast failure is impossible. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7613 if (L_slow_path == &L_fallthrough) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7614 local_jcc(Assembler::equal, *L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7615 } else { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7616 local_jcc(Assembler::notEqual, *L_slow_path); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7617 final_jmp(*L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7618 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7619 } else { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7620 // No slow path; it's a fast decision. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7621 if (L_failure == &L_fallthrough) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7622 local_jcc(Assembler::equal, *L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7623 } else { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7624 local_jcc(Assembler::notEqual, *L_failure); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7625 final_jmp(*L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7626 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7627 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7628 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7629 bind(L_fallthrough); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7630 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7631 #undef local_jcc |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7632 #undef final_jmp |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7633 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7634 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7635 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7636 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7637 Register super_klass, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7638 Register temp_reg, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7639 Register temp2_reg, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7640 Label* L_success, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7641 Label* L_failure, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7642 bool set_cond_codes) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7643 assert_different_registers(sub_klass, super_klass, temp_reg); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7644 if (temp2_reg != noreg) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7645 assert_different_registers(sub_klass, super_klass, temp_reg, temp2_reg); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7646 #define IS_A_TEMP(reg) ((reg) == temp_reg || (reg) == temp2_reg) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7647 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7648 Label L_fallthrough; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7649 int label_nulls = 0; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7650 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7651 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7652 assert(label_nulls <= 1, "at most one NULL in the batch"); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7653 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7654 // a couple of useful fields in sub_klass: |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7655 int ss_offset = (klassOopDesc::header_size() * HeapWordSize + |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7656 Klass::secondary_supers_offset_in_bytes()); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7657 int sc_offset = (klassOopDesc::header_size() * HeapWordSize + |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7658 Klass::secondary_super_cache_offset_in_bytes()); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7659 Address secondary_supers_addr(sub_klass, ss_offset); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7660 Address super_cache_addr( sub_klass, sc_offset); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7661 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7662 // Do a linear scan of the secondary super-klass chain. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7663 // This code is rarely used, so simplicity is a virtue here. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7664 // The repne_scan instruction uses fixed registers, which we must spill. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7665 // Don't worry too much about pre-existing connections with the input regs. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7666 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7667 assert(sub_klass != rax, "killed reg"); // killed by mov(rax, super) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7668 assert(sub_klass != rcx, "killed reg"); // killed by lea(rcx, &pst_counter) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7669 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7670 // Get super_klass value into rax (even if it was in rdi or rcx). |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7671 bool pushed_rax = false, pushed_rcx = false, pushed_rdi = false; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7672 if (super_klass != rax || UseCompressedOops) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7673 if (!IS_A_TEMP(rax)) { push(rax); pushed_rax = true; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7674 mov(rax, super_klass); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7675 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7676 if (!IS_A_TEMP(rcx)) { push(rcx); pushed_rcx = true; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7677 if (!IS_A_TEMP(rdi)) { push(rdi); pushed_rdi = true; } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7678 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7679 #ifndef PRODUCT |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7680 int* pst_counter = &SharedRuntime::_partial_subtype_ctr; |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7681 ExternalAddress pst_counter_addr((address) pst_counter); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7682 NOT_LP64( incrementl(pst_counter_addr) ); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7683 LP64_ONLY( lea(rcx, pst_counter_addr) ); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7684 LP64_ONLY( incrementl(Address(rcx, 0)) ); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7685 #endif //PRODUCT |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7686 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7687 // We will consult the secondary-super array. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7688 movptr(rdi, secondary_supers_addr); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7689 // Load the array length. (Positive movl does right thing on LP64.) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7690 movl(rcx, Address(rdi, arrayOopDesc::length_offset_in_bytes())); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7691 // Skip to start of data. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7692 addptr(rdi, arrayOopDesc::base_offset_in_bytes(T_OBJECT)); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7693 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7694 // Scan RCX words at [RDI] for an occurrence of RAX. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7695 // Set NZ/Z based on last compare. |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7696 // Z flag value will not be set by 'repne' if RCX == 0 since 'repne' does |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7697 // not change flags (only scas instruction which is repeated sets flags). |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7698 // Set Z = 0 (not equal) before 'repne' to indicate that class was not found. |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7699 #ifdef _LP64 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7700 // This part is tricky, as values in supers array could be 32 or 64 bit wide |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7701 // and we store values in objArrays always encoded, thus we need to encode |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7702 // the value of rax before repne. Note that rax is dead after the repne. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7703 if (UseCompressedOops) { |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7704 encode_heap_oop_not_null(rax); // Changes flags. |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7705 // The superclass is never null; it would be a basic system error if a null |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7706 // pointer were to sneak in here. Note that we have already loaded the |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7707 // Klass::super_check_offset from the super_klass in the fast path, |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7708 // so if there is a null in that register, we are already in the afterlife. |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7709 testl(rax,rax); // Set Z = 0 |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7710 repne_scanl(); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7711 } else |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7712 #endif // _LP64 |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7713 { |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7714 testptr(rax,rax); // Set Z = 0 |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7715 repne_scan(); |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
7716 } |
|
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7717 // Unspill the temp. registers: |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7718 if (pushed_rdi) pop(rdi); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7719 if (pushed_rcx) pop(rcx); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7720 if (pushed_rax) pop(rax); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7721 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7722 if (set_cond_codes) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7723 // Special hack for the AD files: rdi is guaranteed non-zero. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7724 assert(!pushed_rdi, "rdi must be left non-NULL"); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7725 // Also, the condition codes are properly set Z/NZ on succeed/failure. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7726 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7727 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7728 if (L_failure == &L_fallthrough) |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7729 jccb(Assembler::notEqual, *L_failure); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7730 else jcc(Assembler::notEqual, *L_failure); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7731 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7732 // Success. Cache the super we found and proceed in triumph. |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7733 movptr(super_cache_addr, super_klass); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7734 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7735 if (L_success != &L_fallthrough) { |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7736 jmp(*L_success); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7737 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7738 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7739 #undef IS_A_TEMP |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7740 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7741 bind(L_fallthrough); |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7742 } |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7743 |
|
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
643
diff
changeset
|
7744 |
| 304 | 7745 void MacroAssembler::ucomisd(XMMRegister dst, AddressLiteral src) { |
| 7746 ucomisd(dst, as_Address(src)); | |
| 7747 } | |
| 7748 | |
| 7749 void MacroAssembler::ucomiss(XMMRegister dst, AddressLiteral src) { | |
| 7750 ucomiss(dst, as_Address(src)); | |
| 7751 } | |
| 7752 | |
| 7753 void MacroAssembler::xorpd(XMMRegister dst, AddressLiteral src) { | |
| 7754 if (reachable(src)) { | |
| 7755 xorpd(dst, as_Address(src)); | |
| 7756 } else { | |
| 7757 lea(rscratch1, src); | |
| 7758 xorpd(dst, Address(rscratch1, 0)); | |
| 7759 } | |
| 7760 } | |
| 7761 | |
| 7762 void MacroAssembler::xorps(XMMRegister dst, AddressLiteral src) { | |
| 7763 if (reachable(src)) { | |
| 7764 xorps(dst, as_Address(src)); | |
| 7765 } else { | |
| 7766 lea(rscratch1, src); | |
| 7767 xorps(dst, Address(rscratch1, 0)); | |
| 7768 } | |
| 7769 } | |
| 7770 | |
| 0 | 7771 void MacroAssembler::verify_oop(Register reg, const char* s) { |
| 7772 if (!VerifyOops) return; | |
| 304 | 7773 |
| 0 | 7774 // Pass register number to verify_oop_subroutine |
| 7775 char* b = new char[strlen(s) + 50]; | |
| 7776 sprintf(b, "verify_oop: %s: %s", reg->name(), s); | |
| 1583 | 7777 #ifdef _LP64 |
| 7778 push(rscratch1); // save r10, trashed by movptr() | |
| 7779 #endif | |
| 304 | 7780 push(rax); // save rax, |
| 7781 push(reg); // pass register argument | |
| 0 | 7782 ExternalAddress buffer((address) b); |
| 304 | 7783 // avoid using pushptr, as it modifies scratch registers |
| 7784 // and our contract is not to modify anything | |
| 7785 movptr(rax, buffer.addr()); | |
| 7786 push(rax); | |
| 0 | 7787 // call indirectly to solve generation ordering problem |
| 7788 movptr(rax, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address())); | |
| 7789 call(rax); | |
| 1583 | 7790 // Caller pops the arguments (oop, message) and restores rax, r10 |
| 0 | 7791 } |
| 7792 | |
| 7793 | |
|
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7794 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr, |
|
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7795 Register tmp, |
|
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7796 int offset) { |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7797 intptr_t value = *delayed_value_addr; |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7798 if (value != 0) |
|
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7799 return RegisterOrConstant(value + offset); |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7800 |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7801 // load indirectly to solve generation ordering problem |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7802 movptr(tmp, ExternalAddress((address) delayed_value_addr)); |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7803 |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7804 #ifdef ASSERT |
|
1793
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7805 { Label L; |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7806 testptr(tmp, tmp); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7807 if (WizardMode) { |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7808 jcc(Assembler::notZero, L); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7809 char* buf = new char[40]; |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7810 sprintf(buf, "DelayedValue="INTPTR_FORMAT, delayed_value_addr[1]); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7811 stop(buf); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7812 } else { |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7813 jccb(Assembler::notZero, L); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7814 hlt(); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7815 } |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7816 bind(L); |
|
d257356e35f0
6939224: MethodHandle.invokeGeneric needs to perform the correct set of conversions
jrose
parents:
1763
diff
changeset
|
7817 } |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7818 #endif |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7819 |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7820 if (offset != 0) |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7821 addptr(tmp, offset); |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7822 |
|
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
647
diff
changeset
|
7823 return RegisterOrConstant(tmp); |
|
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7824 } |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7825 |
|
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
606
diff
changeset
|
7826 |
| 710 | 7827 // registers on entry: |
| 7828 // - rax ('check' register): required MethodType | |
| 7829 // - rcx: method handle | |
| 7830 // - rdx, rsi, or ?: killable temp | |
| 7831 void MacroAssembler::check_method_handle_type(Register mtype_reg, Register mh_reg, | |
| 7832 Register temp_reg, | |
| 7833 Label& wrong_method_type) { | |
|
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7834 Address type_addr(mh_reg, delayed_value(java_lang_invoke_MethodHandle::type_offset_in_bytes, temp_reg)); |
| 710 | 7835 // compare method type against that of the receiver |
| 1846 | 7836 if (UseCompressedOops) { |
| 7837 load_heap_oop(temp_reg, type_addr); | |
| 7838 cmpptr(mtype_reg, temp_reg); | |
| 7839 } else { | |
| 7840 cmpptr(mtype_reg, type_addr); | |
| 7841 } | |
| 710 | 7842 jcc(Assembler::notEqual, wrong_method_type); |
| 7843 } | |
| 7844 | |
| 7845 | |
| 7846 // A method handle has a "vmslots" field which gives the size of its | |
| 7847 // argument list in JVM stack slots. This field is either located directly | |
| 7848 // in every method handle, or else is indirectly accessed through the | |
| 7849 // method handle's MethodType. This macro hides the distinction. | |
| 7850 void MacroAssembler::load_method_handle_vmslots(Register vmslots_reg, Register mh_reg, | |
| 7851 Register temp_reg) { | |
| 1503 | 7852 assert_different_registers(vmslots_reg, mh_reg, temp_reg); |
| 710 | 7853 // load mh.type.form.vmslots |
|
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7854 if (java_lang_invoke_MethodHandle::vmslots_offset_in_bytes() != 0) { |
| 710 | 7855 // hoist vmslots into every mh to avoid dependent load chain |
|
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7856 movl(vmslots_reg, Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::vmslots_offset_in_bytes, temp_reg))); |
| 710 | 7857 } else { |
| 7858 Register temp2_reg = vmslots_reg; | |
|
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7859 load_heap_oop(temp2_reg, Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::type_offset_in_bytes, temp_reg))); |
|
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7860 load_heap_oop(temp2_reg, Address(temp2_reg, delayed_value(java_lang_invoke_MethodType::form_offset_in_bytes, temp_reg))); |
|
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7861 movl(vmslots_reg, Address(temp2_reg, delayed_value(java_lang_invoke_MethodTypeForm::vmslots_offset_in_bytes, temp_reg))); |
| 710 | 7862 } |
| 7863 } | |
| 7864 | |
| 7865 | |
| 7866 // registers on entry: | |
| 7867 // - rcx: method handle | |
| 7868 // - rdx: killable temp (interpreted only) | |
| 7869 // - rax: killable temp (compiled only) | |
| 7870 void MacroAssembler::jump_to_method_handle_entry(Register mh_reg, Register temp_reg) { | |
| 7871 assert(mh_reg == rcx, "caller must put MH object in rcx"); | |
| 7872 assert_different_registers(mh_reg, temp_reg); | |
| 7873 | |
| 7874 // pick out the interpreted side of the handler | |
| 1846 | 7875 // NOTE: vmentry is not an oop! |
|
2357
8033953d67ff
7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents:
2320
diff
changeset
|
7876 movptr(temp_reg, Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::vmentry_offset_in_bytes, temp_reg))); |
| 710 | 7877 |
| 7878 // off we go... | |
| 7879 jmp(Address(temp_reg, MethodHandleEntry::from_interpreted_entry_offset_in_bytes())); | |
| 7880 | |
| 7881 // for the various stubs which take control at this point, | |
| 7882 // see MethodHandles::generate_method_handle_stub | |
| 7883 } | |
| 7884 | |
| 7885 | |
| 7886 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot, | |
| 7887 int extra_slot_offset) { | |
| 7888 // cf. TemplateTable::prepare_invoke(), if (load_receiver). | |
| 1506 | 7889 int stackElementSize = Interpreter::stackElementSize; |
| 710 | 7890 int offset = Interpreter::expr_offset_in_bytes(extra_slot_offset+0); |
| 7891 #ifdef ASSERT | |
| 7892 int offset1 = Interpreter::expr_offset_in_bytes(extra_slot_offset+1); | |
| 7893 assert(offset1 - offset == stackElementSize, "correct arithmetic"); | |
| 7894 #endif | |
| 7895 Register scale_reg = noreg; | |
| 7896 Address::ScaleFactor scale_factor = Address::no_scale; | |
| 7897 if (arg_slot.is_constant()) { | |
| 7898 offset += arg_slot.as_constant() * stackElementSize; | |
| 7899 } else { | |
| 7900 scale_reg = arg_slot.as_register(); | |
| 7901 scale_factor = Address::times(stackElementSize); | |
| 7902 } | |
| 7903 offset += wordSize; // return PC is on stack | |
| 7904 return Address(rsp, scale_reg, scale_factor, offset); | |
| 7905 } | |
| 7906 | |
| 7907 | |
| 0 | 7908 void MacroAssembler::verify_oop_addr(Address addr, const char* s) { |
| 7909 if (!VerifyOops) return; | |
| 304 | 7910 |
| 0 | 7911 // Address adjust(addr.base(), addr.index(), addr.scale(), addr.disp() + BytesPerWord); |
| 7912 // Pass register number to verify_oop_subroutine | |
| 7913 char* b = new char[strlen(s) + 50]; | |
| 7914 sprintf(b, "verify_oop_addr: %s", s); | |
| 304 | 7915 |
| 1583 | 7916 #ifdef _LP64 |
| 7917 push(rscratch1); // save r10, trashed by movptr() | |
| 7918 #endif | |
| 304 | 7919 push(rax); // save rax, |
| 0 | 7920 // addr may contain rsp so we will have to adjust it based on the push |
| 7921 // we just did | |
| 304 | 7922 // NOTE: 64bit seemed to have had a bug in that it did movq(addr, rax); which |
| 7923 // stores rax into addr which is backwards of what was intended. | |
| 0 | 7924 if (addr.uses(rsp)) { |
| 304 | 7925 lea(rax, addr); |
| 7926 pushptr(Address(rax, BytesPerWord)); | |
| 0 | 7927 } else { |
| 304 | 7928 pushptr(addr); |
| 7929 } | |
| 7930 | |
| 0 | 7931 ExternalAddress buffer((address) b); |
| 7932 // pass msg argument | |
| 304 | 7933 // avoid using pushptr, as it modifies scratch registers |
| 7934 // and our contract is not to modify anything | |
| 7935 movptr(rax, buffer.addr()); | |
| 7936 push(rax); | |
| 7937 | |
| 0 | 7938 // call indirectly to solve generation ordering problem |
| 7939 movptr(rax, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address())); | |
| 7940 call(rax); | |
| 1583 | 7941 // Caller pops the arguments (addr, message) and restores rax, r10. |
| 0 | 7942 } |
| 7943 | |
| 304 | 7944 void MacroAssembler::verify_tlab() { |
| 7945 #ifdef ASSERT | |
| 7946 if (UseTLAB && VerifyOops) { | |
| 7947 Label next, ok; | |
| 7948 Register t1 = rsi; | |
| 7949 Register thread_reg = NOT_LP64(rbx) LP64_ONLY(r15_thread); | |
| 7950 | |
| 7951 push(t1); | |
| 7952 NOT_LP64(push(thread_reg)); | |
| 7953 NOT_LP64(get_thread(thread_reg)); | |
| 7954 | |
| 7955 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset()))); | |
| 7956 cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_start_offset()))); | |
| 7957 jcc(Assembler::aboveEqual, next); | |
| 7958 stop("assert(top >= start)"); | |
| 7959 should_not_reach_here(); | |
| 7960 | |
| 7961 bind(next); | |
| 7962 movptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_end_offset()))); | |
| 7963 cmpptr(t1, Address(thread_reg, in_bytes(JavaThread::tlab_top_offset()))); | |
| 7964 jcc(Assembler::aboveEqual, ok); | |
| 7965 stop("assert(top <= end)"); | |
| 7966 should_not_reach_here(); | |
| 7967 | |
| 7968 bind(ok); | |
| 7969 NOT_LP64(pop(thread_reg)); | |
| 7970 pop(t1); | |
| 7971 } | |
| 7972 #endif | |
| 7973 } | |
| 0 | 7974 |
| 7975 class ControlWord { | |
| 7976 public: | |
| 7977 int32_t _value; | |
| 7978 | |
| 7979 int rounding_control() const { return (_value >> 10) & 3 ; } | |
| 7980 int precision_control() const { return (_value >> 8) & 3 ; } | |
| 7981 bool precision() const { return ((_value >> 5) & 1) != 0; } | |
| 7982 bool underflow() const { return ((_value >> 4) & 1) != 0; } | |
| 7983 bool overflow() const { return ((_value >> 3) & 1) != 0; } | |
| 7984 bool zero_divide() const { return ((_value >> 2) & 1) != 0; } | |
| 7985 bool denormalized() const { return ((_value >> 1) & 1) != 0; } | |
| 7986 bool invalid() const { return ((_value >> 0) & 1) != 0; } | |
| 7987 | |
| 7988 void print() const { | |
| 7989 // rounding control | |
| 7990 const char* rc; | |
| 7991 switch (rounding_control()) { | |
| 7992 case 0: rc = "round near"; break; | |
| 7993 case 1: rc = "round down"; break; | |
| 7994 case 2: rc = "round up "; break; | |
| 7995 case 3: rc = "chop "; break; | |
| 7996 }; | |
| 7997 // precision control | |
| 7998 const char* pc; | |
| 7999 switch (precision_control()) { | |
| 8000 case 0: pc = "24 bits "; break; | |
| 8001 case 1: pc = "reserved"; break; | |
| 8002 case 2: pc = "53 bits "; break; | |
| 8003 case 3: pc = "64 bits "; break; | |
| 8004 }; | |
| 8005 // flags | |
| 8006 char f[9]; | |
| 8007 f[0] = ' '; | |
| 8008 f[1] = ' '; | |
| 8009 f[2] = (precision ()) ? 'P' : 'p'; | |
| 8010 f[3] = (underflow ()) ? 'U' : 'u'; | |
| 8011 f[4] = (overflow ()) ? 'O' : 'o'; | |
| 8012 f[5] = (zero_divide ()) ? 'Z' : 'z'; | |
| 8013 f[6] = (denormalized()) ? 'D' : 'd'; | |
| 8014 f[7] = (invalid ()) ? 'I' : 'i'; | |
| 8015 f[8] = '\x0'; | |
| 8016 // output | |
| 8017 printf("%04x masks = %s, %s, %s", _value & 0xFFFF, f, rc, pc); | |
| 8018 } | |
| 8019 | |
| 8020 }; | |
| 8021 | |
| 8022 class StatusWord { | |
| 8023 public: | |
| 8024 int32_t _value; | |
| 8025 | |
| 8026 bool busy() const { return ((_value >> 15) & 1) != 0; } | |
| 8027 bool C3() const { return ((_value >> 14) & 1) != 0; } | |
| 8028 bool C2() const { return ((_value >> 10) & 1) != 0; } | |
| 8029 bool C1() const { return ((_value >> 9) & 1) != 0; } | |
| 8030 bool C0() const { return ((_value >> 8) & 1) != 0; } | |
| 8031 int top() const { return (_value >> 11) & 7 ; } | |
| 8032 bool error_status() const { return ((_value >> 7) & 1) != 0; } | |
| 8033 bool stack_fault() const { return ((_value >> 6) & 1) != 0; } | |
| 8034 bool precision() const { return ((_value >> 5) & 1) != 0; } | |
| 8035 bool underflow() const { return ((_value >> 4) & 1) != 0; } | |
| 8036 bool overflow() const { return ((_value >> 3) & 1) != 0; } | |
| 8037 bool zero_divide() const { return ((_value >> 2) & 1) != 0; } | |
| 8038 bool denormalized() const { return ((_value >> 1) & 1) != 0; } | |
| 8039 bool invalid() const { return ((_value >> 0) & 1) != 0; } | |
| 8040 | |
| 8041 void print() const { | |
| 8042 // condition codes | |
| 8043 char c[5]; | |
| 8044 c[0] = (C3()) ? '3' : '-'; | |
| 8045 c[1] = (C2()) ? '2' : '-'; | |
| 8046 c[2] = (C1()) ? '1' : '-'; | |
| 8047 c[3] = (C0()) ? '0' : '-'; | |
| 8048 c[4] = '\x0'; | |
| 8049 // flags | |
| 8050 char f[9]; | |
| 8051 f[0] = (error_status()) ? 'E' : '-'; | |
| 8052 f[1] = (stack_fault ()) ? 'S' : '-'; | |
| 8053 f[2] = (precision ()) ? 'P' : '-'; | |
| 8054 f[3] = (underflow ()) ? 'U' : '-'; | |
| 8055 f[4] = (overflow ()) ? 'O' : '-'; | |
| 8056 f[5] = (zero_divide ()) ? 'Z' : '-'; | |
| 8057 f[6] = (denormalized()) ? 'D' : '-'; | |
| 8058 f[7] = (invalid ()) ? 'I' : '-'; | |
| 8059 f[8] = '\x0'; | |
| 8060 // output | |
| 8061 printf("%04x flags = %s, cc = %s, top = %d", _value & 0xFFFF, f, c, top()); | |
| 8062 } | |
| 8063 | |
| 8064 }; | |
| 8065 | |
| 8066 class TagWord { | |
| 8067 public: | |
| 8068 int32_t _value; | |
| 8069 | |
| 8070 int tag_at(int i) const { return (_value >> (i*2)) & 3; } | |
| 8071 | |
| 8072 void print() const { | |
| 8073 printf("%04x", _value & 0xFFFF); | |
| 8074 } | |
| 8075 | |
| 8076 }; | |
| 8077 | |
| 8078 class FPU_Register { | |
| 8079 public: | |
| 8080 int32_t _m0; | |
| 8081 int32_t _m1; | |
| 8082 int16_t _ex; | |
| 8083 | |
| 8084 bool is_indefinite() const { | |
| 8085 return _ex == -1 && _m1 == (int32_t)0xC0000000 && _m0 == 0; | |
| 8086 } | |
| 8087 | |
| 8088 void print() const { | |
| 8089 char sign = (_ex < 0) ? '-' : '+'; | |
| 8090 const char* kind = (_ex == 0x7FFF || _ex == (int16_t)-1) ? "NaN" : " "; | |
| 8091 printf("%c%04hx.%08x%08x %s", sign, _ex, _m1, _m0, kind); | |
| 8092 }; | |
| 8093 | |
| 8094 }; | |
| 8095 | |
| 8096 class FPU_State { | |
| 8097 public: | |
| 8098 enum { | |
| 8099 register_size = 10, | |
| 8100 number_of_registers = 8, | |
| 8101 register_mask = 7 | |
| 8102 }; | |
| 8103 | |
| 8104 ControlWord _control_word; | |
| 8105 StatusWord _status_word; | |
| 8106 TagWord _tag_word; | |
| 8107 int32_t _error_offset; | |
| 8108 int32_t _error_selector; | |
| 8109 int32_t _data_offset; | |
| 8110 int32_t _data_selector; | |
| 8111 int8_t _register[register_size * number_of_registers]; | |
| 8112 | |
| 8113 int tag_for_st(int i) const { return _tag_word.tag_at((_status_word.top() + i) & register_mask); } | |
| 8114 FPU_Register* st(int i) const { return (FPU_Register*)&_register[register_size * i]; } | |
| 8115 | |
| 8116 const char* tag_as_string(int tag) const { | |
| 8117 switch (tag) { | |
| 8118 case 0: return "valid"; | |
| 8119 case 1: return "zero"; | |
| 8120 case 2: return "special"; | |
| 8121 case 3: return "empty"; | |
| 8122 } | |
|
1489
cff162798819
6888953: some calls to function-like macros are missing semicolons
jcoomes
parents:
1369
diff
changeset
|
8123 ShouldNotReachHere(); |
| 0 | 8124 return NULL; |
| 8125 } | |
| 8126 | |
| 8127 void print() const { | |
| 8128 // print computation registers | |
| 8129 { int t = _status_word.top(); | |
| 8130 for (int i = 0; i < number_of_registers; i++) { | |
| 8131 int j = (i - t) & register_mask; | |
| 8132 printf("%c r%d = ST%d = ", (j == 0 ? '*' : ' '), i, j); | |
| 8133 st(j)->print(); | |
| 8134 printf(" %s\n", tag_as_string(_tag_word.tag_at(i))); | |
| 8135 } | |
| 8136 } | |
| 8137 printf("\n"); | |
| 8138 // print control registers | |
| 8139 printf("ctrl = "); _control_word.print(); printf("\n"); | |
| 8140 printf("stat = "); _status_word .print(); printf("\n"); | |
| 8141 printf("tags = "); _tag_word .print(); printf("\n"); | |
| 8142 } | |
| 8143 | |
| 8144 }; | |
| 8145 | |
| 8146 class Flag_Register { | |
| 8147 public: | |
| 8148 int32_t _value; | |
| 8149 | |
| 8150 bool overflow() const { return ((_value >> 11) & 1) != 0; } | |
| 8151 bool direction() const { return ((_value >> 10) & 1) != 0; } | |
| 8152 bool sign() const { return ((_value >> 7) & 1) != 0; } | |
| 8153 bool zero() const { return ((_value >> 6) & 1) != 0; } | |
| 8154 bool auxiliary_carry() const { return ((_value >> 4) & 1) != 0; } | |
| 8155 bool parity() const { return ((_value >> 2) & 1) != 0; } | |
| 8156 bool carry() const { return ((_value >> 0) & 1) != 0; } | |
| 8157 | |
| 8158 void print() const { | |
| 8159 // flags | |
| 8160 char f[8]; | |
| 8161 f[0] = (overflow ()) ? 'O' : '-'; | |
| 8162 f[1] = (direction ()) ? 'D' : '-'; | |
| 8163 f[2] = (sign ()) ? 'S' : '-'; | |
| 8164 f[3] = (zero ()) ? 'Z' : '-'; | |
| 8165 f[4] = (auxiliary_carry()) ? 'A' : '-'; | |
| 8166 f[5] = (parity ()) ? 'P' : '-'; | |
| 8167 f[6] = (carry ()) ? 'C' : '-'; | |
| 8168 f[7] = '\x0'; | |
| 8169 // output | |
| 8170 printf("%08x flags = %s", _value, f); | |
| 8171 } | |
| 8172 | |
| 8173 }; | |
| 8174 | |
| 8175 class IU_Register { | |
| 8176 public: | |
| 8177 int32_t _value; | |
| 8178 | |
| 8179 void print() const { | |
| 8180 printf("%08x %11d", _value, _value); | |
| 8181 } | |
| 8182 | |
| 8183 }; | |
| 8184 | |
| 8185 class IU_State { | |
| 8186 public: | |
| 8187 Flag_Register _eflags; | |
| 8188 IU_Register _rdi; | |
| 8189 IU_Register _rsi; | |
| 8190 IU_Register _rbp; | |
| 8191 IU_Register _rsp; | |
| 8192 IU_Register _rbx; | |
| 8193 IU_Register _rdx; | |
| 8194 IU_Register _rcx; | |
| 8195 IU_Register _rax; | |
| 8196 | |
| 8197 void print() const { | |
| 8198 // computation registers | |
| 8199 printf("rax, = "); _rax.print(); printf("\n"); | |
| 8200 printf("rbx, = "); _rbx.print(); printf("\n"); | |
| 8201 printf("rcx = "); _rcx.print(); printf("\n"); | |
| 8202 printf("rdx = "); _rdx.print(); printf("\n"); | |
| 8203 printf("rdi = "); _rdi.print(); printf("\n"); | |
| 8204 printf("rsi = "); _rsi.print(); printf("\n"); | |
| 8205 printf("rbp, = "); _rbp.print(); printf("\n"); | |
| 8206 printf("rsp = "); _rsp.print(); printf("\n"); | |
| 8207 printf("\n"); | |
| 8208 // control registers | |
| 8209 printf("flgs = "); _eflags.print(); printf("\n"); | |
| 8210 } | |
| 8211 }; | |
| 8212 | |
| 8213 | |
| 8214 class CPU_State { | |
| 8215 public: | |
| 8216 FPU_State _fpu_state; | |
| 8217 IU_State _iu_state; | |
| 8218 | |
| 8219 void print() const { | |
| 8220 printf("--------------------------------------------------\n"); | |
| 8221 _iu_state .print(); | |
| 8222 printf("\n"); | |
| 8223 _fpu_state.print(); | |
| 8224 printf("--------------------------------------------------\n"); | |
| 8225 } | |
| 8226 | |
| 8227 }; | |
| 8228 | |
| 8229 | |
| 8230 static void _print_CPU_state(CPU_State* state) { | |
| 8231 state->print(); | |
| 8232 }; | |
| 8233 | |
| 8234 | |
| 8235 void MacroAssembler::print_CPU_state() { | |
| 8236 push_CPU_state(); | |
| 304 | 8237 push(rsp); // pass CPU state |
| 0 | 8238 call(RuntimeAddress(CAST_FROM_FN_PTR(address, _print_CPU_state))); |
| 304 | 8239 addptr(rsp, wordSize); // discard argument |
| 0 | 8240 pop_CPU_state(); |
| 8241 } | |
| 8242 | |
| 8243 | |
| 8244 static bool _verify_FPU(int stack_depth, char* s, CPU_State* state) { | |
| 8245 static int counter = 0; | |
| 8246 FPU_State* fs = &state->_fpu_state; | |
| 8247 counter++; | |
| 8248 // For leaf calls, only verify that the top few elements remain empty. | |
| 8249 // We only need 1 empty at the top for C2 code. | |
| 8250 if( stack_depth < 0 ) { | |
| 8251 if( fs->tag_for_st(7) != 3 ) { | |
| 8252 printf("FPR7 not empty\n"); | |
| 8253 state->print(); | |
| 8254 assert(false, "error"); | |
| 8255 return false; | |
| 8256 } | |
| 8257 return true; // All other stack states do not matter | |
| 8258 } | |
| 8259 | |
| 8260 assert((fs->_control_word._value & 0xffff) == StubRoutines::_fpu_cntrl_wrd_std, | |
| 8261 "bad FPU control word"); | |
| 8262 | |
| 8263 // compute stack depth | |
| 8264 int i = 0; | |
| 8265 while (i < FPU_State::number_of_registers && fs->tag_for_st(i) < 3) i++; | |
| 8266 int d = i; | |
| 8267 while (i < FPU_State::number_of_registers && fs->tag_for_st(i) == 3) i++; | |
| 8268 // verify findings | |
| 8269 if (i != FPU_State::number_of_registers) { | |
| 8270 // stack not contiguous | |
| 8271 printf("%s: stack not contiguous at ST%d\n", s, i); | |
| 8272 state->print(); | |
| 8273 assert(false, "error"); | |
| 8274 return false; | |
| 8275 } | |
| 8276 // check if computed stack depth corresponds to expected stack depth | |
| 8277 if (stack_depth < 0) { | |
| 8278 // expected stack depth is -stack_depth or less | |
| 8279 if (d > -stack_depth) { | |
| 8280 // too many elements on the stack | |
| 8281 printf("%s: <= %d stack elements expected but found %d\n", s, -stack_depth, d); | |
| 8282 state->print(); | |
| 8283 assert(false, "error"); | |
| 8284 return false; | |
| 8285 } | |
| 8286 } else { | |
| 8287 // expected stack depth is stack_depth | |
| 8288 if (d != stack_depth) { | |
| 8289 // wrong stack depth | |
| 8290 printf("%s: %d stack elements expected but found %d\n", s, stack_depth, d); | |
| 8291 state->print(); | |
| 8292 assert(false, "error"); | |
| 8293 return false; | |
| 8294 } | |
| 8295 } | |
| 8296 // everything is cool | |
| 8297 return true; | |
| 8298 } | |
| 8299 | |
| 8300 | |
| 8301 void MacroAssembler::verify_FPU(int stack_depth, const char* s) { | |
| 8302 if (!VerifyFPU) return; | |
| 8303 push_CPU_state(); | |
| 304 | 8304 push(rsp); // pass CPU state |
| 0 | 8305 ExternalAddress msg((address) s); |
| 8306 // pass message string s | |
| 8307 pushptr(msg.addr()); | |
| 304 | 8308 push(stack_depth); // pass stack depth |
| 0 | 8309 call(RuntimeAddress(CAST_FROM_FN_PTR(address, _verify_FPU))); |
| 304 | 8310 addptr(rsp, 3 * wordSize); // discard arguments |
| 0 | 8311 // check for error |
| 8312 { Label L; | |
| 8313 testl(rax, rax); | |
| 8314 jcc(Assembler::notZero, L); | |
| 8315 int3(); // break if error condition | |
| 8316 bind(L); | |
| 8317 } | |
| 8318 pop_CPU_state(); | |
| 8319 } | |
| 8320 | |
| 304 | 8321 void MacroAssembler::load_klass(Register dst, Register src) { |
| 8322 #ifdef _LP64 | |
| 8323 if (UseCompressedOops) { | |
| 8324 movl(dst, Address(src, oopDesc::klass_offset_in_bytes())); | |
| 8325 decode_heap_oop_not_null(dst); | |
| 8326 } else | |
| 8327 #endif | |
| 8328 movptr(dst, Address(src, oopDesc::klass_offset_in_bytes())); | |
| 8329 } | |
| 8330 | |
| 8331 void MacroAssembler::load_prototype_header(Register dst, Register src) { | |
| 8332 #ifdef _LP64 | |
| 8333 if (UseCompressedOops) { | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8334 assert (Universe::heap() != NULL, "java heap should be initialized"); |
| 304 | 8335 movl(dst, Address(src, oopDesc::klass_offset_in_bytes())); |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8336 if (Universe::narrow_oop_shift() != 0) { |
|
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8337 assert(LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8338 if (LogMinObjAlignmentInBytes == Address::times_8) { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8339 movq(dst, Address(r12_heapbase, dst, Address::times_8, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8340 } else { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8341 // OK to use shift since we don't need to preserve flags. |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8342 shlq(dst, LogMinObjAlignmentInBytes); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8343 movq(dst, Address(r12_heapbase, dst, Address::times_1, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8344 } |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8345 } else { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8346 movq(dst, Address(dst, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8347 } |
| 304 | 8348 } else |
| 8349 #endif | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8350 { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8351 movptr(dst, Address(src, oopDesc::klass_offset_in_bytes())); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8352 movptr(dst, Address(dst, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes())); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8353 } |
| 304 | 8354 } |
| 8355 | |
| 8356 void MacroAssembler::store_klass(Register dst, Register src) { | |
| 8357 #ifdef _LP64 | |
| 8358 if (UseCompressedOops) { | |
| 8359 encode_heap_oop_not_null(src); | |
| 8360 movl(Address(dst, oopDesc::klass_offset_in_bytes()), src); | |
| 8361 } else | |
| 8362 #endif | |
| 8363 movptr(Address(dst, oopDesc::klass_offset_in_bytes()), src); | |
| 8364 } | |
| 8365 | |
| 1846 | 8366 void MacroAssembler::load_heap_oop(Register dst, Address src) { |
| 8367 #ifdef _LP64 | |
| 8368 if (UseCompressedOops) { | |
| 8369 movl(dst, src); | |
| 8370 decode_heap_oop(dst); | |
| 8371 } else | |
| 8372 #endif | |
| 8373 movptr(dst, src); | |
| 8374 } | |
| 8375 | |
| 8376 void MacroAssembler::store_heap_oop(Address dst, Register src) { | |
| 8377 #ifdef _LP64 | |
| 8378 if (UseCompressedOops) { | |
| 8379 assert(!dst.uses(src), "not enough registers"); | |
| 8380 encode_heap_oop(src); | |
| 8381 movl(dst, src); | |
| 8382 } else | |
| 8383 #endif | |
| 8384 movptr(dst, src); | |
| 8385 } | |
| 8386 | |
| 8387 // Used for storing NULLs. | |
| 8388 void MacroAssembler::store_heap_oop_null(Address dst) { | |
| 8389 #ifdef _LP64 | |
| 8390 if (UseCompressedOops) { | |
| 8391 movl(dst, (int32_t)NULL_WORD); | |
| 8392 } else { | |
| 8393 movslq(dst, (int32_t)NULL_WORD); | |
| 8394 } | |
| 8395 #else | |
| 8396 movl(dst, (int32_t)NULL_WORD); | |
| 8397 #endif | |
| 8398 } | |
| 8399 | |
| 304 | 8400 #ifdef _LP64 |
| 8401 void MacroAssembler::store_klass_gap(Register dst, Register src) { | |
| 8402 if (UseCompressedOops) { | |
| 8403 // Store to klass gap in destination | |
| 8404 movl(Address(dst, oopDesc::klass_gap_offset_in_bytes()), src); | |
| 8405 } | |
| 8406 } | |
| 8407 | |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8408 #ifdef ASSERT |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8409 void MacroAssembler::verify_heapbase(const char* msg) { |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8410 assert (UseCompressedOops, "should be compressed"); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8411 assert (Universe::heap() != NULL, "java heap should be initialized"); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8412 if (CheckCompressedOops) { |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8413 Label ok; |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8414 push(rscratch1); // cmpptr trashes rscratch1 |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8415 cmpptr(r12_heapbase, ExternalAddress((address)Universe::narrow_oop_base_addr())); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8416 jcc(Assembler::equal, ok); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8417 stop(msg); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8418 bind(ok); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8419 pop(rscratch1); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8420 } |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8421 } |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8422 #endif |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8423 |
| 304 | 8424 // Algorithm must match oop.inline.hpp encode_heap_oop. |
| 8425 void MacroAssembler::encode_heap_oop(Register r) { | |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8426 #ifdef ASSERT |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8427 verify_heapbase("MacroAssembler::encode_heap_oop: heap base corrupted?"); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8428 #endif |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8429 verify_oop(r, "broken oop in encode_heap_oop"); |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8430 if (Universe::narrow_oop_base() == NULL) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8431 if (Universe::narrow_oop_shift() != 0) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8432 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8433 shrq(r, LogMinObjAlignmentInBytes); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8434 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8435 return; |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8436 } |
| 304 | 8437 testq(r, r); |
| 8438 cmovq(Assembler::equal, r, r12_heapbase); | |
| 8439 subq(r, r12_heapbase); | |
| 8440 shrq(r, LogMinObjAlignmentInBytes); | |
| 8441 } | |
| 8442 | |
| 8443 void MacroAssembler::encode_heap_oop_not_null(Register r) { | |
| 0 | 8444 #ifdef ASSERT |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8445 verify_heapbase("MacroAssembler::encode_heap_oop_not_null: heap base corrupted?"); |
| 304 | 8446 if (CheckCompressedOops) { |
| 0 | 8447 Label ok; |
| 304 | 8448 testq(r, r); |
| 8449 jcc(Assembler::notEqual, ok); | |
| 8450 stop("null oop passed to encode_heap_oop_not_null"); | |
| 0 | 8451 bind(ok); |
| 304 | 8452 } |
| 8453 #endif | |
| 8454 verify_oop(r, "broken oop in encode_heap_oop_not_null"); | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8455 if (Universe::narrow_oop_base() != NULL) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8456 subq(r, r12_heapbase); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8457 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8458 if (Universe::narrow_oop_shift() != 0) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8459 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8460 shrq(r, LogMinObjAlignmentInBytes); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8461 } |
| 304 | 8462 } |
| 8463 | |
| 8464 void MacroAssembler::encode_heap_oop_not_null(Register dst, Register src) { | |
| 8465 #ifdef ASSERT | |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8466 verify_heapbase("MacroAssembler::encode_heap_oop_not_null2: heap base corrupted?"); |
| 304 | 8467 if (CheckCompressedOops) { |
| 8468 Label ok; | |
| 8469 testq(src, src); | |
| 8470 jcc(Assembler::notEqual, ok); | |
| 8471 stop("null oop passed to encode_heap_oop_not_null2"); | |
| 8472 bind(ok); | |
| 0 | 8473 } |
| 8474 #endif | |
| 304 | 8475 verify_oop(src, "broken oop in encode_heap_oop_not_null2"); |
| 8476 if (dst != src) { | |
| 8477 movq(dst, src); | |
| 8478 } | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8479 if (Universe::narrow_oop_base() != NULL) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8480 subq(dst, r12_heapbase); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8481 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8482 if (Universe::narrow_oop_shift() != 0) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8483 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8484 shrq(dst, LogMinObjAlignmentInBytes); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8485 } |
| 304 | 8486 } |
| 8487 | |
| 8488 void MacroAssembler::decode_heap_oop(Register r) { | |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8489 #ifdef ASSERT |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8490 verify_heapbase("MacroAssembler::decode_heap_oop: heap base corrupted?"); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8491 #endif |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8492 if (Universe::narrow_oop_base() == NULL) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8493 if (Universe::narrow_oop_shift() != 0) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8494 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8495 shlq(r, LogMinObjAlignmentInBytes); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8496 } |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8497 } else { |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8498 Label done; |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8499 shlq(r, LogMinObjAlignmentInBytes); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8500 jccb(Assembler::equal, done); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8501 addq(r, r12_heapbase); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8502 bind(done); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8503 } |
| 304 | 8504 verify_oop(r, "broken oop in decode_heap_oop"); |
| 8505 } | |
| 8506 | |
| 8507 void MacroAssembler::decode_heap_oop_not_null(Register r) { | |
|
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8508 // Note: it will change flags |
| 304 | 8509 assert (UseCompressedOops, "should only be used for compressed headers"); |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8510 assert (Universe::heap() != NULL, "java heap should be initialized"); |
| 304 | 8511 // Cannot assert, unverified entry point counts instructions (see .ad file) |
| 8512 // vtableStubs also counts instructions in pd_code_size_limit. | |
| 8513 // Also do not verify_oop as this is called by verify_oop. | |
|
898
60fea60a6db5
6864914: SPECjvm2008 produces invalid result with zero based Compressed Oops
kvn
parents:
845
diff
changeset
|
8514 if (Universe::narrow_oop_shift() != 0) { |
|
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8515 assert(LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8516 shlq(r, LogMinObjAlignmentInBytes); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8517 if (Universe::narrow_oop_base() != NULL) { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8518 addq(r, r12_heapbase); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8519 } |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8520 } else { |
|
898
60fea60a6db5
6864914: SPECjvm2008 produces invalid result with zero based Compressed Oops
kvn
parents:
845
diff
changeset
|
8521 assert (Universe::narrow_oop_base() == NULL, "sanity"); |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8522 } |
| 304 | 8523 } |
| 8524 | |
| 8525 void MacroAssembler::decode_heap_oop_not_null(Register dst, Register src) { | |
|
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8526 // Note: it will change flags |
| 304 | 8527 assert (UseCompressedOops, "should only be used for compressed headers"); |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8528 assert (Universe::heap() != NULL, "java heap should be initialized"); |
| 304 | 8529 // Cannot assert, unverified entry point counts instructions (see .ad file) |
| 8530 // vtableStubs also counts instructions in pd_code_size_limit. | |
| 8531 // Also do not verify_oop as this is called by verify_oop. | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8532 if (Universe::narrow_oop_shift() != 0) { |
|
1571
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8533 assert(LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong"); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8534 if (LogMinObjAlignmentInBytes == Address::times_8) { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8535 leaq(dst, Address(r12_heapbase, src, Address::times_8, 0)); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8536 } else { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8537 if (dst != src) { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8538 movq(dst, src); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8539 } |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8540 shlq(dst, LogMinObjAlignmentInBytes); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8541 if (Universe::narrow_oop_base() != NULL) { |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8542 addq(dst, r12_heapbase); |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8543 } |
|
2d127394260e
6916623: Align object to 16 bytes to use Compressed Oops with java heap up to 64Gb
kvn
parents:
1513
diff
changeset
|
8544 } |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8545 } else { |
|
898
60fea60a6db5
6864914: SPECjvm2008 produces invalid result with zero based Compressed Oops
kvn
parents:
845
diff
changeset
|
8546 assert (Universe::narrow_oop_base() == NULL, "sanity"); |
|
1684
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8547 if (dst != src) { |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8548 movq(dst, src); |
|
66c5dadb4d61
6973308: Missing zero length check before repne scas in check_klass_subtype_slow_path()
kvn
parents:
1583
diff
changeset
|
8549 } |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8550 } |
| 304 | 8551 } |
| 8552 | |
| 8553 void MacroAssembler::set_narrow_oop(Register dst, jobject obj) { | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8554 assert (UseCompressedOops, "should only be used for compressed headers"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8555 assert (Universe::heap() != NULL, "java heap should be initialized"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8556 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8557 int oop_index = oop_recorder()->find_index(obj); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8558 RelocationHolder rspec = oop_Relocation::spec(oop_index); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8559 mov_narrow_oop(dst, oop_index, rspec); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8560 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8561 |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8562 void MacroAssembler::set_narrow_oop(Address dst, jobject obj) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8563 assert (UseCompressedOops, "should only be used for compressed headers"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8564 assert (Universe::heap() != NULL, "java heap should be initialized"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8565 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
| 304 | 8566 int oop_index = oop_recorder()->find_index(obj); |
| 8567 RelocationHolder rspec = oop_Relocation::spec(oop_index); | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8568 mov_narrow_oop(dst, oop_index, rspec); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8569 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8570 |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8571 void MacroAssembler::cmp_narrow_oop(Register dst, jobject obj) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8572 assert (UseCompressedOops, "should only be used for compressed headers"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8573 assert (Universe::heap() != NULL, "java heap should be initialized"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8574 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8575 int oop_index = oop_recorder()->find_index(obj); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8576 RelocationHolder rspec = oop_Relocation::spec(oop_index); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8577 Assembler::cmp_narrow_oop(dst, oop_index, rspec); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8578 } |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8579 |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8580 void MacroAssembler::cmp_narrow_oop(Address dst, jobject obj) { |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8581 assert (UseCompressedOops, "should only be used for compressed headers"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8582 assert (Universe::heap() != NULL, "java heap should be initialized"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8583 assert (oop_recorder() != NULL, "this assembler needs an OopRecorder"); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8584 int oop_index = oop_recorder()->find_index(obj); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8585 RelocationHolder rspec = oop_Relocation::spec(oop_index); |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8586 Assembler::cmp_narrow_oop(dst, oop_index, rspec); |
| 304 | 8587 } |
| 8588 | |
| 8589 void MacroAssembler::reinit_heapbase() { | |
| 8590 if (UseCompressedOops) { | |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
8591 movptr(r12_heapbase, ExternalAddress((address)Universe::narrow_oop_base_addr())); |
| 304 | 8592 } |
| 8593 } | |
| 8594 #endif // _LP64 | |
| 0 | 8595 |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8596 // IndexOf for constant substrings with size >= 8 chars |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8597 // which don't need to be loaded through stack. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8598 void MacroAssembler::string_indexofC8(Register str1, Register str2, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8599 Register cnt1, Register cnt2, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8600 int int_cnt2, Register result, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8601 XMMRegister vec, Register tmp) { |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8602 assert(UseSSE42Intrinsics, "SSE4.2 is required"); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8603 |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8604 // This method uses pcmpestri inxtruction with bound registers |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8605 // inputs: |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8606 // xmm - substring |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8607 // rax - substring length (elements count) |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8608 // mem - scanned string |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8609 // rdx - string length (elements count) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8610 // 0xd - mode: 1100 (substring search) + 01 (unsigned shorts) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8611 // outputs: |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8612 // rcx - matched index in string |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8613 assert(cnt1 == rdx && cnt2 == rax && tmp == rcx, "pcmpestri"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8614 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8615 Label RELOAD_SUBSTR, SCAN_TO_SUBSTR, SCAN_SUBSTR, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8616 RET_FOUND, RET_NOT_FOUND, EXIT, FOUND_SUBSTR, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8617 MATCH_SUBSTR_HEAD, RELOAD_STR, FOUND_CANDIDATE; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8618 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8619 // Note, inline_string_indexOf() generates checks: |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8620 // if (substr.count > string.count) return -1; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8621 // if (substr.count == 0) return 0; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8622 assert(int_cnt2 >= 8, "this code isused only for cnt2 >= 8 chars"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8623 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8624 // Load substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8625 movdqu(vec, Address(str2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8626 movl(cnt2, int_cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8627 movptr(result, str1); // string addr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8628 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8629 if (int_cnt2 > 8) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8630 jmpb(SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8631 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8632 // Reload substr for rescan, this code |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8633 // is executed only for large substrings (> 8 chars) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8634 bind(RELOAD_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8635 movdqu(vec, Address(str2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8636 negptr(cnt2); // Jumped here with negative cnt2, convert to positive |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8637 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8638 bind(RELOAD_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8639 // We came here after the beginning of the substring was |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8640 // matched but the rest of it was not so we need to search |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8641 // again. Start from the next element after the previous match. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8642 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8643 // cnt2 is number of substring reminding elements and |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8644 // cnt1 is number of string reminding elements when cmp failed. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8645 // Restored cnt1 = cnt1 - cnt2 + int_cnt2 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8646 subl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8647 addl(cnt1, int_cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8648 movl(cnt2, int_cnt2); // Now restore cnt2 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8649 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8650 decrementl(cnt1); // Shift to next element |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8651 cmpl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8652 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8653 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8654 addptr(result, 2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8655 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8656 } // (int_cnt2 > 8) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8657 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8658 // Scan string for start of substr in 16-byte vectors |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8659 bind(SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8660 pcmpestri(vec, Address(result, 0), 0x0d); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8661 jccb(Assembler::below, FOUND_CANDIDATE); // CF == 1 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8662 subl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8663 jccb(Assembler::lessEqual, RET_NOT_FOUND); // Scanned full string |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8664 cmpl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8665 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8666 addptr(result, 16); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8667 jmpb(SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8668 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8669 // Found a potential substr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8670 bind(FOUND_CANDIDATE); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8671 // Matched whole vector if first element matched (tmp(rcx) == 0). |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8672 if (int_cnt2 == 8) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8673 jccb(Assembler::overflow, RET_FOUND); // OF == 1 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8674 } else { // int_cnt2 > 8 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8675 jccb(Assembler::overflow, FOUND_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8676 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8677 // After pcmpestri tmp(rcx) contains matched element index |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8678 // Compute start addr of substr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8679 lea(result, Address(result, tmp, Address::times_2)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8680 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8681 // Make sure string is still long enough |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8682 subl(cnt1, tmp); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8683 cmpl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8684 if (int_cnt2 == 8) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8685 jccb(Assembler::greaterEqual, SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8686 } else { // int_cnt2 > 8 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8687 jccb(Assembler::greaterEqual, MATCH_SUBSTR_HEAD); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8688 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8689 // Left less then substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8690 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8691 bind(RET_NOT_FOUND); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8692 movl(result, -1); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8693 jmpb(EXIT); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8694 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8695 if (int_cnt2 > 8) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8696 // This code is optimized for the case when whole substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8697 // is matched if its head is matched. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8698 bind(MATCH_SUBSTR_HEAD); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8699 pcmpestri(vec, Address(result, 0), 0x0d); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8700 // Reload only string if does not match |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8701 jccb(Assembler::noOverflow, RELOAD_STR); // OF == 0 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8702 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8703 Label CONT_SCAN_SUBSTR; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8704 // Compare the rest of substring (> 8 chars). |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8705 bind(FOUND_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8706 // First 8 chars are already matched. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8707 negptr(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8708 addptr(cnt2, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8709 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8710 bind(SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8711 subl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8712 cmpl(cnt2, -8); // Do not read beyond substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8713 jccb(Assembler::lessEqual, CONT_SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8714 // Back-up strings to avoid reading beyond substring: |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8715 // cnt1 = cnt1 - cnt2 + 8 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8716 addl(cnt1, cnt2); // cnt2 is negative |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8717 addl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8718 movl(cnt2, 8); negptr(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8719 bind(CONT_SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8720 if (int_cnt2 < (int)G) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8721 movdqu(vec, Address(str2, cnt2, Address::times_2, int_cnt2*2)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8722 pcmpestri(vec, Address(result, cnt2, Address::times_2, int_cnt2*2), 0x0d); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8723 } else { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8724 // calculate index in register to avoid integer overflow (int_cnt2*2) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8725 movl(tmp, int_cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8726 addptr(tmp, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8727 movdqu(vec, Address(str2, tmp, Address::times_2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8728 pcmpestri(vec, Address(result, tmp, Address::times_2, 0), 0x0d); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8729 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8730 // Need to reload strings pointers if not matched whole vector |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8731 jccb(Assembler::noOverflow, RELOAD_SUBSTR); // OF == 0 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8732 addptr(cnt2, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8733 jccb(Assembler::negative, SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8734 // Fall through if found full substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8735 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8736 } // (int_cnt2 > 8) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8737 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8738 bind(RET_FOUND); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8739 // Found result if we matched full small substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8740 // Compute substr offset |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8741 subptr(result, str1); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8742 shrl(result, 1); // index |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8743 bind(EXIT); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8744 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8745 } // string_indexofC8 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8746 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8747 // Small strings are loaded through stack if they cross page boundary. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8748 void MacroAssembler::string_indexof(Register str1, Register str2, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8749 Register cnt1, Register cnt2, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8750 int int_cnt2, Register result, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8751 XMMRegister vec, Register tmp) { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8752 assert(UseSSE42Intrinsics, "SSE4.2 is required"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8753 // |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8754 // int_cnt2 is length of small (< 8 chars) constant substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8755 // or (-1) for non constant substring in which case its length |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8756 // is in cnt2 register. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8757 // |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8758 // Note, inline_string_indexOf() generates checks: |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8759 // if (substr.count > string.count) return -1; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8760 // if (substr.count == 0) return 0; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8761 // |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8762 assert(int_cnt2 == -1 || (0 < int_cnt2 && int_cnt2 < 8), "should be != 0"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8763 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8764 // This method uses pcmpestri inxtruction with bound registers |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8765 // inputs: |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8766 // xmm - substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8767 // rax - substring length (elements count) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8768 // mem - scanned string |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8769 // rdx - string length (elements count) |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8770 // 0xd - mode: 1100 (substring search) + 01 (unsigned shorts) |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8771 // outputs: |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8772 // rcx - matched index in string |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8773 assert(cnt1 == rdx && cnt2 == rax && tmp == rcx, "pcmpestri"); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8774 |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8775 Label RELOAD_SUBSTR, SCAN_TO_SUBSTR, SCAN_SUBSTR, ADJUST_STR, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8776 RET_FOUND, RET_NOT_FOUND, CLEANUP, FOUND_SUBSTR, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8777 FOUND_CANDIDATE; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8778 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8779 { //======================================================== |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8780 // We don't know where these strings are located |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8781 // and we can't read beyond them. Load them through stack. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8782 Label BIG_STRINGS, CHECK_STR, COPY_SUBSTR, COPY_STR; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8783 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8784 movptr(tmp, rsp); // save old SP |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8785 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8786 if (int_cnt2 > 0) { // small (< 8 chars) constant substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8787 if (int_cnt2 == 1) { // One char |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8788 load_unsigned_short(result, Address(str2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8789 movdl(vec, result); // move 32 bits |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8790 } else if (int_cnt2 == 2) { // Two chars |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8791 movdl(vec, Address(str2, 0)); // move 32 bits |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8792 } else if (int_cnt2 == 4) { // Four chars |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8793 movq(vec, Address(str2, 0)); // move 64 bits |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8794 } else { // cnt2 = { 3, 5, 6, 7 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8795 // Array header size is 12 bytes in 32-bit VM |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8796 // + 6 bytes for 3 chars == 18 bytes, |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8797 // enough space to load vec and shift. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8798 assert(HeapWordSize*typeArrayKlass::header_size() >= 12,"sanity"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8799 movdqu(vec, Address(str2, (int_cnt2*2)-16)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8800 psrldq(vec, 16-(int_cnt2*2)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8801 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8802 } else { // not constant substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8803 cmpl(cnt2, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8804 jccb(Assembler::aboveEqual, BIG_STRINGS); // Both strings are big enough |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8805 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8806 // We can read beyond string if srt+16 does not cross page boundary |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8807 // since heaps are aligned and mapped by pages. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8808 assert(os::vm_page_size() < (int)G, "default page should be small"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8809 movl(result, str2); // We need only low 32 bits |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8810 andl(result, (os::vm_page_size()-1)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8811 cmpl(result, (os::vm_page_size()-16)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8812 jccb(Assembler::belowEqual, CHECK_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8813 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8814 // Move small strings to stack to allow load 16 bytes into vec. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8815 subptr(rsp, 16); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8816 int stk_offset = wordSize-2; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8817 push(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8818 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8819 bind(COPY_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8820 load_unsigned_short(result, Address(str2, cnt2, Address::times_2, -2)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8821 movw(Address(rsp, cnt2, Address::times_2, stk_offset), result); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8822 decrement(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8823 jccb(Assembler::notZero, COPY_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8824 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8825 pop(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8826 movptr(str2, rsp); // New substring address |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8827 } // non constant |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8828 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8829 bind(CHECK_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8830 cmpl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8831 jccb(Assembler::aboveEqual, BIG_STRINGS); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8832 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8833 // Check cross page boundary. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8834 movl(result, str1); // We need only low 32 bits |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8835 andl(result, (os::vm_page_size()-1)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8836 cmpl(result, (os::vm_page_size()-16)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8837 jccb(Assembler::belowEqual, BIG_STRINGS); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8838 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8839 subptr(rsp, 16); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8840 int stk_offset = -2; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8841 if (int_cnt2 < 0) { // not constant |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8842 push(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8843 stk_offset += wordSize; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8844 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8845 movl(cnt2, cnt1); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8846 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8847 bind(COPY_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8848 load_unsigned_short(result, Address(str1, cnt2, Address::times_2, -2)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8849 movw(Address(rsp, cnt2, Address::times_2, stk_offset), result); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8850 decrement(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8851 jccb(Assembler::notZero, COPY_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8852 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8853 if (int_cnt2 < 0) { // not constant |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8854 pop(cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8855 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8856 movptr(str1, rsp); // New string address |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8857 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8858 bind(BIG_STRINGS); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8859 // Load substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8860 if (int_cnt2 < 0) { // -1 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8861 movdqu(vec, Address(str2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8862 push(cnt2); // substr count |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8863 push(str2); // substr addr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8864 push(str1); // string addr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8865 } else { |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8866 // Small (< 8 chars) constant substrings are loaded already. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8867 movl(cnt2, int_cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8868 } |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8869 push(tmp); // original SP |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8870 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8871 } // Finished loading |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8872 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8873 //======================================================== |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8874 // Start search |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8875 // |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8876 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8877 movptr(result, str1); // string addr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8878 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8879 if (int_cnt2 < 0) { // Only for non constant substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8880 jmpb(SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8881 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8882 // SP saved at sp+0 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8883 // String saved at sp+1*wordSize |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8884 // Substr saved at sp+2*wordSize |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8885 // Substr count saved at sp+3*wordSize |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8886 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8887 // Reload substr for rescan, this code |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8888 // is executed only for large substrings (> 8 chars) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8889 bind(RELOAD_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8890 movptr(str2, Address(rsp, 2*wordSize)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8891 movl(cnt2, Address(rsp, 3*wordSize)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8892 movdqu(vec, Address(str2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8893 // We came here after the beginning of the substring was |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8894 // matched but the rest of it was not so we need to search |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8895 // again. Start from the next element after the previous match. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8896 subptr(str1, result); // Restore counter |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8897 shrl(str1, 1); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8898 addl(cnt1, str1); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8899 decrementl(cnt1); // Shift to next element |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8900 cmpl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8901 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8902 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8903 addptr(result, 2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8904 } // non constant |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8905 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8906 // Scan string for start of substr in 16-byte vectors |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8907 bind(SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8908 assert(cnt1 == rdx && cnt2 == rax && tmp == rcx, "pcmpestri"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8909 pcmpestri(vec, Address(result, 0), 0x0d); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8910 jccb(Assembler::below, FOUND_CANDIDATE); // CF == 1 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8911 subl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8912 jccb(Assembler::lessEqual, RET_NOT_FOUND); // Scanned full string |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8913 cmpl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8914 jccb(Assembler::negative, RET_NOT_FOUND); // Left less then substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8915 addptr(result, 16); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8916 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8917 bind(ADJUST_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8918 cmpl(cnt1, 8); // Do not read beyond string |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8919 jccb(Assembler::greaterEqual, SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8920 // Back-up string to avoid reading beyond string. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8921 lea(result, Address(result, cnt1, Address::times_2, -16)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8922 movl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8923 jmpb(SCAN_TO_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8924 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8925 // Found a potential substr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8926 bind(FOUND_CANDIDATE); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8927 // After pcmpestri tmp(rcx) contains matched element index |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8928 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8929 // Make sure string is still long enough |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8930 subl(cnt1, tmp); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8931 cmpl(cnt1, cnt2); |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8932 jccb(Assembler::greaterEqual, FOUND_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8933 // Left less then substring. |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8934 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8935 bind(RET_NOT_FOUND); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
8936 movl(result, -1); |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8937 jmpb(CLEANUP); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8938 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8939 bind(FOUND_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8940 // Compute start addr of substr |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8941 lea(result, Address(result, tmp, Address::times_2)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8942 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8943 if (int_cnt2 > 0) { // Constant substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8944 // Repeat search for small substring (< 8 chars) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8945 // from new point without reloading substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8946 // Have to check that we don't read beyond string. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8947 cmpl(tmp, 8-int_cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8948 jccb(Assembler::greater, ADJUST_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8949 // Fall through if matched whole substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8950 } else { // non constant |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8951 assert(int_cnt2 == -1, "should be != 0"); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8952 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8953 addl(tmp, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8954 // Found result if we matched whole substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8955 cmpl(tmp, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8956 jccb(Assembler::lessEqual, RET_FOUND); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8957 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8958 // Repeat search for small substring (<= 8 chars) |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8959 // from new point 'str1' without reloading substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8960 cmpl(cnt2, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8961 // Have to check that we don't read beyond string. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8962 jccb(Assembler::lessEqual, ADJUST_STR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8963 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8964 Label CHECK_NEXT, CONT_SCAN_SUBSTR, RET_FOUND_LONG; |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8965 // Compare the rest of substring (> 8 chars). |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8966 movptr(str1, result); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8967 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8968 cmpl(tmp, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8969 // First 8 chars are already matched. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8970 jccb(Assembler::equal, CHECK_NEXT); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8971 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8972 bind(SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8973 pcmpestri(vec, Address(str1, 0), 0x0d); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8974 // Need to reload strings pointers if not matched whole vector |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8975 jcc(Assembler::noOverflow, RELOAD_SUBSTR); // OF == 0 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8976 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8977 bind(CHECK_NEXT); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8978 subl(cnt2, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8979 jccb(Assembler::lessEqual, RET_FOUND_LONG); // Found full substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8980 addptr(str1, 16); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8981 addptr(str2, 16); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8982 subl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8983 cmpl(cnt2, 8); // Do not read beyond substring |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8984 jccb(Assembler::greaterEqual, CONT_SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8985 // Back-up strings to avoid reading beyond substring. |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8986 lea(str2, Address(str2, cnt2, Address::times_2, -16)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8987 lea(str1, Address(str1, cnt2, Address::times_2, -16)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8988 subl(cnt1, cnt2); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8989 movl(cnt2, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8990 addl(cnt1, 8); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8991 bind(CONT_SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8992 movdqu(vec, Address(str2, 0)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8993 jmpb(SCAN_SUBSTR); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8994 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8995 bind(RET_FOUND_LONG); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8996 movptr(str1, Address(rsp, wordSize)); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8997 } // non constant |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8998 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
8999 bind(RET_FOUND); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9000 // Compute substr offset |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9001 subptr(result, str1); |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9002 shrl(result, 1); // index |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9003 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9004 bind(CLEANUP); |
|
2320
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9005 pop(rsp); // restore SP |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9006 |
|
41d4973cf100
6942326: x86 code in string_indexof() could read beyond reserved heap space
kvn
parents:
2262
diff
changeset
|
9007 } // string_indexof |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9008 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9009 // Compare strings. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9010 void MacroAssembler::string_compare(Register str1, Register str2, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9011 Register cnt1, Register cnt2, Register result, |
| 2262 | 9012 XMMRegister vec1) { |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9013 Label LENGTH_DIFF_LABEL, POP_LABEL, DONE_LABEL, WHILE_HEAD_LABEL; |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9014 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9015 // Compute the minimum of the string lengths and the |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9016 // difference of the string lengths (stack). |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9017 // Do the conditional move stuff |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9018 movl(result, cnt1); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9019 subl(cnt1, cnt2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9020 push(cnt1); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9021 if (VM_Version::supports_cmov()) { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9022 cmovl(Assembler::lessEqual, cnt2, result); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9023 } else { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9024 Label GT_LABEL; |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9025 jccb(Assembler::greater, GT_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9026 movl(cnt2, result); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9027 bind(GT_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9028 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9029 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9030 // Is the minimum length zero? |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9031 testl(cnt2, cnt2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9032 jcc(Assembler::zero, LENGTH_DIFF_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9033 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9034 // Load first characters |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9035 load_unsigned_short(result, Address(str1, 0)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9036 load_unsigned_short(cnt1, Address(str2, 0)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9037 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9038 // Compare first characters |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9039 subl(result, cnt1); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9040 jcc(Assembler::notZero, POP_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9041 decrementl(cnt2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9042 jcc(Assembler::zero, LENGTH_DIFF_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9043 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9044 { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9045 // Check after comparing first character to see if strings are equivalent |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9046 Label LSkip2; |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9047 // Check if the strings start at same location |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9048 cmpptr(str1, str2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9049 jccb(Assembler::notEqual, LSkip2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9050 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9051 // Check if the length difference is zero (from stack) |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9052 cmpl(Address(rsp, 0), 0x0); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9053 jcc(Assembler::equal, LENGTH_DIFF_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9054 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9055 // Strings might not be equivalent |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9056 bind(LSkip2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9057 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9058 |
| 2262 | 9059 Address::ScaleFactor scale = Address::times_2; |
| 9060 int stride = 8; | |
| 9061 | |
| 9062 // Advance to next element | |
| 9063 addptr(str1, 16/stride); | |
| 9064 addptr(str2, 16/stride); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9065 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9066 if (UseSSE42Intrinsics) { |
| 2262 | 9067 Label COMPARE_WIDE_VECTORS, VECTOR_NOT_EQUAL, COMPARE_TAIL; |
| 9068 int pcmpmask = 0x19; | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9069 // Setup to compare 16-byte vectors |
| 2262 | 9070 movl(result, cnt2); |
| 9071 andl(cnt2, ~(stride - 1)); // cnt2 holds the vector count | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9072 jccb(Assembler::zero, COMPARE_TAIL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9073 |
| 2262 | 9074 lea(str1, Address(str1, result, scale)); |
| 9075 lea(str2, Address(str2, result, scale)); | |
| 9076 negptr(result); | |
| 9077 | |
| 9078 // pcmpestri | |
| 9079 // inputs: | |
| 9080 // vec1- substring | |
| 9081 // rax - negative string length (elements count) | |
| 9082 // mem - scaned string | |
| 9083 // rdx - string length (elements count) | |
| 9084 // pcmpmask - cmp mode: 11000 (string compare with negated result) | |
| 9085 // + 00 (unsigned bytes) or + 01 (unsigned shorts) | |
| 9086 // outputs: | |
| 9087 // rcx - first mismatched element index | |
| 9088 assert(result == rax && cnt2 == rdx && cnt1 == rcx, "pcmpestri"); | |
| 9089 | |
| 9090 bind(COMPARE_WIDE_VECTORS); | |
| 9091 movdqu(vec1, Address(str1, result, scale)); | |
| 9092 pcmpestri(vec1, Address(str2, result, scale), pcmpmask); | |
| 9093 // After pcmpestri cnt1(rcx) contains mismatched element index | |
| 9094 | |
| 9095 jccb(Assembler::below, VECTOR_NOT_EQUAL); // CF==1 | |
| 9096 addptr(result, stride); | |
| 9097 subptr(cnt2, stride); | |
| 9098 jccb(Assembler::notZero, COMPARE_WIDE_VECTORS); | |
| 9099 | |
| 9100 // compare wide vectors tail | |
| 9101 testl(result, result); | |
| 9102 jccb(Assembler::zero, LENGTH_DIFF_LABEL); | |
| 9103 | |
| 9104 movl(cnt2, stride); | |
| 9105 movl(result, stride); | |
| 9106 negptr(result); | |
| 9107 movdqu(vec1, Address(str1, result, scale)); | |
| 9108 pcmpestri(vec1, Address(str2, result, scale), pcmpmask); | |
| 9109 jccb(Assembler::aboveEqual, LENGTH_DIFF_LABEL); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9110 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9111 // Mismatched characters in the vectors |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9112 bind(VECTOR_NOT_EQUAL); |
| 2262 | 9113 addptr(result, cnt1); |
| 9114 movptr(cnt2, result); | |
| 9115 load_unsigned_short(result, Address(str1, cnt2, scale)); | |
| 9116 load_unsigned_short(cnt1, Address(str2, cnt2, scale)); | |
| 9117 subl(result, cnt1); | |
| 9118 jmpb(POP_LABEL); | |
| 9119 | |
| 9120 bind(COMPARE_TAIL); // limit is zero | |
| 9121 movl(cnt2, result); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9122 // Fallthru to tail compare |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9123 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9124 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9125 // Shift str2 and str1 to the end of the arrays, negate min |
| 2262 | 9126 lea(str1, Address(str1, cnt2, scale, 0)); |
| 9127 lea(str2, Address(str2, cnt2, scale, 0)); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9128 negptr(cnt2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9129 |
| 2262 | 9130 // Compare the rest of the elements |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9131 bind(WHILE_HEAD_LABEL); |
| 2262 | 9132 load_unsigned_short(result, Address(str1, cnt2, scale, 0)); |
| 9133 load_unsigned_short(cnt1, Address(str2, cnt2, scale, 0)); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9134 subl(result, cnt1); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9135 jccb(Assembler::notZero, POP_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9136 increment(cnt2); |
| 2262 | 9137 jccb(Assembler::notZero, WHILE_HEAD_LABEL); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9138 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9139 // Strings are equal up to min length. Return the length difference. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9140 bind(LENGTH_DIFF_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9141 pop(result); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9142 jmpb(DONE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9143 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9144 // Discard the stored length difference |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9145 bind(POP_LABEL); |
| 2262 | 9146 pop(cnt1); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9147 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9148 // That's it |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9149 bind(DONE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9150 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9151 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9152 // Compare char[] arrays aligned to 4 bytes or substrings. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9153 void MacroAssembler::char_arrays_equals(bool is_array_equ, Register ary1, Register ary2, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9154 Register limit, Register result, Register chr, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9155 XMMRegister vec1, XMMRegister vec2) { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9156 Label TRUE_LABEL, FALSE_LABEL, DONE, COMPARE_VECTORS, COMPARE_CHAR; |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9157 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9158 int length_offset = arrayOopDesc::length_offset_in_bytes(); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9159 int base_offset = arrayOopDesc::base_offset_in_bytes(T_CHAR); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9160 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9161 // Check the input args |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9162 cmpptr(ary1, ary2); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9163 jcc(Assembler::equal, TRUE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9164 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9165 if (is_array_equ) { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9166 // Need additional checks for arrays_equals. |
| 1016 | 9167 testptr(ary1, ary1); |
| 9168 jcc(Assembler::zero, FALSE_LABEL); | |
| 9169 testptr(ary2, ary2); | |
| 9170 jcc(Assembler::zero, FALSE_LABEL); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9171 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9172 // Check the lengths |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9173 movl(limit, Address(ary1, length_offset)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9174 cmpl(limit, Address(ary2, length_offset)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9175 jcc(Assembler::notEqual, FALSE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9176 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9177 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9178 // count == 0 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9179 testl(limit, limit); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9180 jcc(Assembler::zero, TRUE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9181 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9182 if (is_array_equ) { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9183 // Load array address |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9184 lea(ary1, Address(ary1, base_offset)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9185 lea(ary2, Address(ary2, base_offset)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9186 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9187 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9188 shll(limit, 1); // byte count != 0 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9189 movl(result, limit); // copy |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9190 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9191 if (UseSSE42Intrinsics) { |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9192 // With SSE4.2, use double quad vector compare |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9193 Label COMPARE_WIDE_VECTORS, COMPARE_TAIL; |
| 2262 | 9194 |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9195 // Compare 16-byte vectors |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9196 andl(result, 0x0000000e); // tail count (in bytes) |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9197 andl(limit, 0xfffffff0); // vector count (in bytes) |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9198 jccb(Assembler::zero, COMPARE_TAIL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9199 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9200 lea(ary1, Address(ary1, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9201 lea(ary2, Address(ary2, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9202 negptr(limit); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9203 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9204 bind(COMPARE_WIDE_VECTORS); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9205 movdqu(vec1, Address(ary1, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9206 movdqu(vec2, Address(ary2, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9207 pxor(vec1, vec2); |
| 2262 | 9208 |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9209 ptest(vec1, vec1); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9210 jccb(Assembler::notZero, FALSE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9211 addptr(limit, 16); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9212 jcc(Assembler::notZero, COMPARE_WIDE_VECTORS); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9213 |
| 2262 | 9214 testl(result, result); |
| 9215 jccb(Assembler::zero, TRUE_LABEL); | |
| 9216 | |
| 9217 movdqu(vec1, Address(ary1, result, Address::times_1, -16)); | |
| 9218 movdqu(vec2, Address(ary2, result, Address::times_1, -16)); | |
| 9219 pxor(vec1, vec2); | |
| 9220 | |
| 9221 ptest(vec1, vec1); | |
| 9222 jccb(Assembler::notZero, FALSE_LABEL); | |
| 9223 jmpb(TRUE_LABEL); | |
| 9224 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9225 bind(COMPARE_TAIL); // limit is zero |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9226 movl(limit, result); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9227 // Fallthru to tail compare |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9228 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9229 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9230 // Compare 4-byte vectors |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9231 andl(limit, 0xfffffffc); // vector count (in bytes) |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9232 jccb(Assembler::zero, COMPARE_CHAR); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9233 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9234 lea(ary1, Address(ary1, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9235 lea(ary2, Address(ary2, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9236 negptr(limit); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9237 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9238 bind(COMPARE_VECTORS); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9239 movl(chr, Address(ary1, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9240 cmpl(chr, Address(ary2, limit, Address::times_1)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9241 jccb(Assembler::notEqual, FALSE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9242 addptr(limit, 4); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9243 jcc(Assembler::notZero, COMPARE_VECTORS); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9244 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9245 // Compare trailing char (final 2 bytes), if any |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9246 bind(COMPARE_CHAR); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9247 testl(result, 0x2); // tail char |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9248 jccb(Assembler::zero, TRUE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9249 load_unsigned_short(chr, Address(ary1, 0)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9250 load_unsigned_short(limit, Address(ary2, 0)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9251 cmpl(chr, limit); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9252 jccb(Assembler::notEqual, FALSE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9253 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9254 bind(TRUE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9255 movl(result, 1); // return true |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9256 jmpb(DONE); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9257 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9258 bind(FALSE_LABEL); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9259 xorl(result, result); // return false |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9260 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9261 // That's it |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9262 bind(DONE); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9263 } |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
898
diff
changeset
|
9264 |
| 1763 | 9265 #ifdef PRODUCT |
| 9266 #define BLOCK_COMMENT(str) /* nothing */ | |
| 9267 #else | |
| 9268 #define BLOCK_COMMENT(str) block_comment(str) | |
| 9269 #endif | |
| 9270 | |
| 9271 #define BIND(label) bind(label); BLOCK_COMMENT(#label ":") | |
| 9272 void MacroAssembler::generate_fill(BasicType t, bool aligned, | |
| 9273 Register to, Register value, Register count, | |
| 9274 Register rtmp, XMMRegister xtmp) { | |
| 9275 assert_different_registers(to, value, count, rtmp); | |
| 9276 Label L_exit, L_skip_align1, L_skip_align2, L_fill_byte; | |
| 9277 Label L_fill_2_bytes, L_fill_4_bytes; | |
| 9278 | |
| 9279 int shift = -1; | |
| 9280 switch (t) { | |
| 9281 case T_BYTE: | |
| 9282 shift = 2; | |
| 9283 break; | |
| 9284 case T_SHORT: | |
| 9285 shift = 1; | |
| 9286 break; | |
| 9287 case T_INT: | |
| 9288 shift = 0; | |
| 9289 break; | |
| 9290 default: ShouldNotReachHere(); | |
| 9291 } | |
| 9292 | |
| 9293 if (t == T_BYTE) { | |
| 9294 andl(value, 0xff); | |
| 9295 movl(rtmp, value); | |
| 9296 shll(rtmp, 8); | |
| 9297 orl(value, rtmp); | |
| 9298 } | |
| 9299 if (t == T_SHORT) { | |
| 9300 andl(value, 0xffff); | |
| 9301 } | |
| 9302 if (t == T_BYTE || t == T_SHORT) { | |
| 9303 movl(rtmp, value); | |
| 9304 shll(rtmp, 16); | |
| 9305 orl(value, rtmp); | |
| 9306 } | |
| 9307 | |
| 9308 cmpl(count, 2<<shift); // Short arrays (< 8 bytes) fill by element | |
| 9309 jcc(Assembler::below, L_fill_4_bytes); // use unsigned cmp | |
| 9310 if (!UseUnalignedLoadStores && !aligned && (t == T_BYTE || t == T_SHORT)) { | |
| 9311 // align source address at 4 bytes address boundary | |
| 9312 if (t == T_BYTE) { | |
| 9313 // One byte misalignment happens only for byte arrays | |
| 9314 testptr(to, 1); | |
| 9315 jccb(Assembler::zero, L_skip_align1); | |
| 9316 movb(Address(to, 0), value); | |
| 9317 increment(to); | |
| 9318 decrement(count); | |
| 9319 BIND(L_skip_align1); | |
| 9320 } | |
| 9321 // Two bytes misalignment happens only for byte and short (char) arrays | |
| 9322 testptr(to, 2); | |
| 9323 jccb(Assembler::zero, L_skip_align2); | |
| 9324 movw(Address(to, 0), value); | |
| 9325 addptr(to, 2); | |
| 9326 subl(count, 1<<(shift-1)); | |
| 9327 BIND(L_skip_align2); | |
| 9328 } | |
| 9329 if (UseSSE < 2) { | |
| 9330 Label L_fill_32_bytes_loop, L_check_fill_8_bytes, L_fill_8_bytes_loop, L_fill_8_bytes; | |
| 9331 // Fill 32-byte chunks | |
| 9332 subl(count, 8 << shift); | |
| 9333 jcc(Assembler::less, L_check_fill_8_bytes); | |
| 9334 align(16); | |
| 9335 | |
| 9336 BIND(L_fill_32_bytes_loop); | |
| 9337 | |
| 9338 for (int i = 0; i < 32; i += 4) { | |
| 9339 movl(Address(to, i), value); | |
| 9340 } | |
| 9341 | |
| 9342 addptr(to, 32); | |
| 9343 subl(count, 8 << shift); | |
| 9344 jcc(Assembler::greaterEqual, L_fill_32_bytes_loop); | |
| 9345 BIND(L_check_fill_8_bytes); | |
| 9346 addl(count, 8 << shift); | |
| 9347 jccb(Assembler::zero, L_exit); | |
| 9348 jmpb(L_fill_8_bytes); | |
| 9349 | |
| 9350 // | |
| 9351 // length is too short, just fill qwords | |
| 9352 // | |
| 9353 BIND(L_fill_8_bytes_loop); | |
| 9354 movl(Address(to, 0), value); | |
| 9355 movl(Address(to, 4), value); | |
| 9356 addptr(to, 8); | |
| 9357 BIND(L_fill_8_bytes); | |
| 9358 subl(count, 1 << (shift + 1)); | |
| 9359 jcc(Assembler::greaterEqual, L_fill_8_bytes_loop); | |
| 9360 // fall through to fill 4 bytes | |
| 9361 } else { | |
| 9362 Label L_fill_32_bytes; | |
| 9363 if (!UseUnalignedLoadStores) { | |
| 9364 // align to 8 bytes, we know we are 4 byte aligned to start | |
| 9365 testptr(to, 4); | |
| 9366 jccb(Assembler::zero, L_fill_32_bytes); | |
| 9367 movl(Address(to, 0), value); | |
| 9368 addptr(to, 4); | |
| 9369 subl(count, 1<<shift); | |
| 9370 } | |
| 9371 BIND(L_fill_32_bytes); | |
| 9372 { | |
| 9373 assert( UseSSE >= 2, "supported cpu only" ); | |
| 9374 Label L_fill_32_bytes_loop, L_check_fill_8_bytes, L_fill_8_bytes_loop, L_fill_8_bytes; | |
| 9375 // Fill 32-byte chunks | |
| 9376 movdl(xtmp, value); | |
| 9377 pshufd(xtmp, xtmp, 0); | |
| 9378 | |
| 9379 subl(count, 8 << shift); | |
| 9380 jcc(Assembler::less, L_check_fill_8_bytes); | |
| 9381 align(16); | |
| 9382 | |
| 9383 BIND(L_fill_32_bytes_loop); | |
| 9384 | |
| 9385 if (UseUnalignedLoadStores) { | |
| 9386 movdqu(Address(to, 0), xtmp); | |
| 9387 movdqu(Address(to, 16), xtmp); | |
| 9388 } else { | |
| 9389 movq(Address(to, 0), xtmp); | |
| 9390 movq(Address(to, 8), xtmp); | |
| 9391 movq(Address(to, 16), xtmp); | |
| 9392 movq(Address(to, 24), xtmp); | |
| 9393 } | |
| 9394 | |
| 9395 addptr(to, 32); | |
| 9396 subl(count, 8 << shift); | |
| 9397 jcc(Assembler::greaterEqual, L_fill_32_bytes_loop); | |
| 9398 BIND(L_check_fill_8_bytes); | |
| 9399 addl(count, 8 << shift); | |
| 9400 jccb(Assembler::zero, L_exit); | |
| 9401 jmpb(L_fill_8_bytes); | |
| 9402 | |
| 9403 // | |
| 9404 // length is too short, just fill qwords | |
| 9405 // | |
| 9406 BIND(L_fill_8_bytes_loop); | |
| 9407 movq(Address(to, 0), xtmp); | |
| 9408 addptr(to, 8); | |
| 9409 BIND(L_fill_8_bytes); | |
| 9410 subl(count, 1 << (shift + 1)); | |
| 9411 jcc(Assembler::greaterEqual, L_fill_8_bytes_loop); | |
| 9412 } | |
| 9413 } | |
| 9414 // fill trailing 4 bytes | |
| 9415 BIND(L_fill_4_bytes); | |
| 9416 testl(count, 1<<shift); | |
| 9417 jccb(Assembler::zero, L_fill_2_bytes); | |
| 9418 movl(Address(to, 0), value); | |
| 9419 if (t == T_BYTE || t == T_SHORT) { | |
| 9420 addptr(to, 4); | |
| 9421 BIND(L_fill_2_bytes); | |
| 9422 // fill trailing 2 bytes | |
| 9423 testl(count, 1<<(shift-1)); | |
| 9424 jccb(Assembler::zero, L_fill_byte); | |
| 9425 movw(Address(to, 0), value); | |
| 9426 if (t == T_BYTE) { | |
| 9427 addptr(to, 2); | |
| 9428 BIND(L_fill_byte); | |
| 9429 // fill trailing byte | |
| 9430 testl(count, 1); | |
| 9431 jccb(Assembler::zero, L_exit); | |
| 9432 movb(Address(to, 0), value); | |
| 9433 } else { | |
| 9434 BIND(L_fill_byte); | |
| 9435 } | |
| 9436 } else { | |
| 9437 BIND(L_fill_2_bytes); | |
| 9438 } | |
| 9439 BIND(L_exit); | |
| 9440 } | |
| 9441 #undef BIND | |
| 9442 #undef BLOCK_COMMENT | |
| 9443 | |
| 9444 | |
| 0 | 9445 Assembler::Condition MacroAssembler::negate_condition(Assembler::Condition cond) { |
| 9446 switch (cond) { | |
| 9447 // Note some conditions are synonyms for others | |
| 9448 case Assembler::zero: return Assembler::notZero; | |
| 9449 case Assembler::notZero: return Assembler::zero; | |
| 9450 case Assembler::less: return Assembler::greaterEqual; | |
| 9451 case Assembler::lessEqual: return Assembler::greater; | |
| 9452 case Assembler::greater: return Assembler::lessEqual; | |
| 9453 case Assembler::greaterEqual: return Assembler::less; | |
| 9454 case Assembler::below: return Assembler::aboveEqual; | |
| 9455 case Assembler::belowEqual: return Assembler::above; | |
| 9456 case Assembler::above: return Assembler::belowEqual; | |
| 9457 case Assembler::aboveEqual: return Assembler::below; | |
| 9458 case Assembler::overflow: return Assembler::noOverflow; | |
| 9459 case Assembler::noOverflow: return Assembler::overflow; | |
| 9460 case Assembler::negative: return Assembler::positive; | |
| 9461 case Assembler::positive: return Assembler::negative; | |
| 9462 case Assembler::parity: return Assembler::noParity; | |
| 9463 case Assembler::noParity: return Assembler::parity; | |
| 9464 } | |
| 9465 ShouldNotReachHere(); return Assembler::overflow; | |
| 9466 } | |
| 9467 | |
| 9468 SkipIfEqual::SkipIfEqual( | |
| 9469 MacroAssembler* masm, const bool* flag_addr, bool value) { | |
| 9470 _masm = masm; | |
| 9471 _masm->cmp8(ExternalAddress((address)flag_addr), value); | |
| 9472 _masm->jcc(Assembler::equal, _label); | |
| 9473 } | |
| 9474 | |
| 9475 SkipIfEqual::~SkipIfEqual() { | |
| 9476 _masm->bind(_label); | |
| 9477 } |