Mercurial > hg > truffle
annotate src/cpu/sparc/vm/sparc.ad @ 17795:a9becfeecd1b
Merge
| author | kvn |
|---|---|
| date | Wed, 22 Jan 2014 17:42:23 -0800 |
| parents | 50fdb38839eb 9ecf408d4568 |
| children | f040cf9fc9c0 |
| rev | line source |
|---|---|
| 0 | 1 // |
| 9154 | 2 // Copyright (c) 1998, 2013, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 // | |
| 5 // This code is free software; you can redistribute it and/or modify it | |
| 6 // under the terms of the GNU General Public License version 2 only, as | |
| 7 // published by the Free Software Foundation. | |
| 8 // | |
| 9 // This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 // version 2 for more details (a copy is included in the LICENSE file that | |
| 13 // accompanied this code). | |
| 14 // | |
| 15 // You should have received a copy of the GNU General Public License version | |
| 16 // 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 // Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 // | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1396
diff
changeset
|
19 // Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1396
diff
changeset
|
20 // or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1396
diff
changeset
|
21 // questions. |
| 0 | 22 // |
| 23 // | |
| 24 | |
| 25 // SPARC Architecture Description File | |
| 26 | |
| 27 //----------REGISTER DEFINITION BLOCK------------------------------------------ | |
| 28 // This information is used by the matcher and the register allocator to | |
| 29 // describe individual registers and classes of registers within the target | |
| 30 // archtecture. | |
| 31 register %{ | |
| 32 //----------Architecture Description Register Definitions---------------------- | |
| 33 // General Registers | |
| 34 // "reg_def" name ( register save type, C convention save type, | |
| 35 // ideal register type, encoding, vm name ); | |
| 36 // Register Save Types: | |
| 37 // | |
| 38 // NS = No-Save: The register allocator assumes that these registers | |
| 39 // can be used without saving upon entry to the method, & | |
| 40 // that they do not need to be saved at call sites. | |
| 41 // | |
| 42 // SOC = Save-On-Call: The register allocator assumes that these registers | |
| 43 // can be used without saving upon entry to the method, | |
| 44 // but that they must be saved at call sites. | |
| 45 // | |
| 46 // SOE = Save-On-Entry: The register allocator assumes that these registers | |
| 47 // must be saved before using them upon entry to the | |
| 48 // method, but they do not need to be saved at call | |
| 49 // sites. | |
| 50 // | |
| 51 // AS = Always-Save: The register allocator assumes that these registers | |
| 52 // must be saved before using them upon entry to the | |
| 53 // method, & that they must be saved at call sites. | |
| 54 // | |
| 55 // Ideal Register Type is used to determine how to save & restore a | |
| 56 // register. Op_RegI will get spilled with LoadI/StoreI, Op_RegP will get | |
| 57 // spilled with LoadP/StoreP. If the register supports both, use Op_RegI. | |
| 58 // | |
| 59 // The encoding number is the actual bit-pattern placed into the opcodes. | |
| 60 | |
| 61 | |
| 62 // ---------------------------- | |
| 63 // Integer/Long Registers | |
| 64 // ---------------------------- | |
| 65 | |
| 66 // Need to expose the hi/lo aspect of 64-bit registers | |
| 67 // This register set is used for both the 64-bit build and | |
| 68 // the 32-bit build with 1-register longs. | |
| 69 | |
| 70 // Global Registers 0-7 | |
| 71 reg_def R_G0H( NS, NS, Op_RegI,128, G0->as_VMReg()->next()); | |
| 72 reg_def R_G0 ( NS, NS, Op_RegI, 0, G0->as_VMReg()); | |
| 73 reg_def R_G1H(SOC, SOC, Op_RegI,129, G1->as_VMReg()->next()); | |
| 74 reg_def R_G1 (SOC, SOC, Op_RegI, 1, G1->as_VMReg()); | |
| 75 reg_def R_G2H( NS, NS, Op_RegI,130, G2->as_VMReg()->next()); | |
| 76 reg_def R_G2 ( NS, NS, Op_RegI, 2, G2->as_VMReg()); | |
| 77 reg_def R_G3H(SOC, SOC, Op_RegI,131, G3->as_VMReg()->next()); | |
| 78 reg_def R_G3 (SOC, SOC, Op_RegI, 3, G3->as_VMReg()); | |
| 79 reg_def R_G4H(SOC, SOC, Op_RegI,132, G4->as_VMReg()->next()); | |
| 80 reg_def R_G4 (SOC, SOC, Op_RegI, 4, G4->as_VMReg()); | |
| 81 reg_def R_G5H(SOC, SOC, Op_RegI,133, G5->as_VMReg()->next()); | |
| 82 reg_def R_G5 (SOC, SOC, Op_RegI, 5, G5->as_VMReg()); | |
| 83 reg_def R_G6H( NS, NS, Op_RegI,134, G6->as_VMReg()->next()); | |
| 84 reg_def R_G6 ( NS, NS, Op_RegI, 6, G6->as_VMReg()); | |
| 85 reg_def R_G7H( NS, NS, Op_RegI,135, G7->as_VMReg()->next()); | |
| 86 reg_def R_G7 ( NS, NS, Op_RegI, 7, G7->as_VMReg()); | |
| 87 | |
| 88 // Output Registers 0-7 | |
| 89 reg_def R_O0H(SOC, SOC, Op_RegI,136, O0->as_VMReg()->next()); | |
| 90 reg_def R_O0 (SOC, SOC, Op_RegI, 8, O0->as_VMReg()); | |
| 91 reg_def R_O1H(SOC, SOC, Op_RegI,137, O1->as_VMReg()->next()); | |
| 92 reg_def R_O1 (SOC, SOC, Op_RegI, 9, O1->as_VMReg()); | |
| 93 reg_def R_O2H(SOC, SOC, Op_RegI,138, O2->as_VMReg()->next()); | |
| 94 reg_def R_O2 (SOC, SOC, Op_RegI, 10, O2->as_VMReg()); | |
| 95 reg_def R_O3H(SOC, SOC, Op_RegI,139, O3->as_VMReg()->next()); | |
| 96 reg_def R_O3 (SOC, SOC, Op_RegI, 11, O3->as_VMReg()); | |
| 97 reg_def R_O4H(SOC, SOC, Op_RegI,140, O4->as_VMReg()->next()); | |
| 98 reg_def R_O4 (SOC, SOC, Op_RegI, 12, O4->as_VMReg()); | |
| 99 reg_def R_O5H(SOC, SOC, Op_RegI,141, O5->as_VMReg()->next()); | |
| 100 reg_def R_O5 (SOC, SOC, Op_RegI, 13, O5->as_VMReg()); | |
| 101 reg_def R_SPH( NS, NS, Op_RegI,142, SP->as_VMReg()->next()); | |
| 102 reg_def R_SP ( NS, NS, Op_RegI, 14, SP->as_VMReg()); | |
| 103 reg_def R_O7H(SOC, SOC, Op_RegI,143, O7->as_VMReg()->next()); | |
| 104 reg_def R_O7 (SOC, SOC, Op_RegI, 15, O7->as_VMReg()); | |
| 105 | |
| 106 // Local Registers 0-7 | |
| 107 reg_def R_L0H( NS, NS, Op_RegI,144, L0->as_VMReg()->next()); | |
| 108 reg_def R_L0 ( NS, NS, Op_RegI, 16, L0->as_VMReg()); | |
| 109 reg_def R_L1H( NS, NS, Op_RegI,145, L1->as_VMReg()->next()); | |
| 110 reg_def R_L1 ( NS, NS, Op_RegI, 17, L1->as_VMReg()); | |
| 111 reg_def R_L2H( NS, NS, Op_RegI,146, L2->as_VMReg()->next()); | |
| 112 reg_def R_L2 ( NS, NS, Op_RegI, 18, L2->as_VMReg()); | |
| 113 reg_def R_L3H( NS, NS, Op_RegI,147, L3->as_VMReg()->next()); | |
| 114 reg_def R_L3 ( NS, NS, Op_RegI, 19, L3->as_VMReg()); | |
| 115 reg_def R_L4H( NS, NS, Op_RegI,148, L4->as_VMReg()->next()); | |
| 116 reg_def R_L4 ( NS, NS, Op_RegI, 20, L4->as_VMReg()); | |
| 117 reg_def R_L5H( NS, NS, Op_RegI,149, L5->as_VMReg()->next()); | |
| 118 reg_def R_L5 ( NS, NS, Op_RegI, 21, L5->as_VMReg()); | |
| 119 reg_def R_L6H( NS, NS, Op_RegI,150, L6->as_VMReg()->next()); | |
| 120 reg_def R_L6 ( NS, NS, Op_RegI, 22, L6->as_VMReg()); | |
| 121 reg_def R_L7H( NS, NS, Op_RegI,151, L7->as_VMReg()->next()); | |
| 122 reg_def R_L7 ( NS, NS, Op_RegI, 23, L7->as_VMReg()); | |
| 123 | |
| 124 // Input Registers 0-7 | |
| 125 reg_def R_I0H( NS, NS, Op_RegI,152, I0->as_VMReg()->next()); | |
| 126 reg_def R_I0 ( NS, NS, Op_RegI, 24, I0->as_VMReg()); | |
| 127 reg_def R_I1H( NS, NS, Op_RegI,153, I1->as_VMReg()->next()); | |
| 128 reg_def R_I1 ( NS, NS, Op_RegI, 25, I1->as_VMReg()); | |
| 129 reg_def R_I2H( NS, NS, Op_RegI,154, I2->as_VMReg()->next()); | |
| 130 reg_def R_I2 ( NS, NS, Op_RegI, 26, I2->as_VMReg()); | |
| 131 reg_def R_I3H( NS, NS, Op_RegI,155, I3->as_VMReg()->next()); | |
| 132 reg_def R_I3 ( NS, NS, Op_RegI, 27, I3->as_VMReg()); | |
| 133 reg_def R_I4H( NS, NS, Op_RegI,156, I4->as_VMReg()->next()); | |
| 134 reg_def R_I4 ( NS, NS, Op_RegI, 28, I4->as_VMReg()); | |
| 135 reg_def R_I5H( NS, NS, Op_RegI,157, I5->as_VMReg()->next()); | |
| 136 reg_def R_I5 ( NS, NS, Op_RegI, 29, I5->as_VMReg()); | |
| 137 reg_def R_FPH( NS, NS, Op_RegI,158, FP->as_VMReg()->next()); | |
| 138 reg_def R_FP ( NS, NS, Op_RegI, 30, FP->as_VMReg()); | |
| 139 reg_def R_I7H( NS, NS, Op_RegI,159, I7->as_VMReg()->next()); | |
| 140 reg_def R_I7 ( NS, NS, Op_RegI, 31, I7->as_VMReg()); | |
| 141 | |
| 142 // ---------------------------- | |
| 143 // Float/Double Registers | |
| 144 // ---------------------------- | |
| 145 | |
| 146 // Float Registers | |
| 147 reg_def R_F0 ( SOC, SOC, Op_RegF, 0, F0->as_VMReg()); | |
| 148 reg_def R_F1 ( SOC, SOC, Op_RegF, 1, F1->as_VMReg()); | |
| 149 reg_def R_F2 ( SOC, SOC, Op_RegF, 2, F2->as_VMReg()); | |
| 150 reg_def R_F3 ( SOC, SOC, Op_RegF, 3, F3->as_VMReg()); | |
| 151 reg_def R_F4 ( SOC, SOC, Op_RegF, 4, F4->as_VMReg()); | |
| 152 reg_def R_F5 ( SOC, SOC, Op_RegF, 5, F5->as_VMReg()); | |
| 153 reg_def R_F6 ( SOC, SOC, Op_RegF, 6, F6->as_VMReg()); | |
| 154 reg_def R_F7 ( SOC, SOC, Op_RegF, 7, F7->as_VMReg()); | |
| 155 reg_def R_F8 ( SOC, SOC, Op_RegF, 8, F8->as_VMReg()); | |
| 156 reg_def R_F9 ( SOC, SOC, Op_RegF, 9, F9->as_VMReg()); | |
| 157 reg_def R_F10( SOC, SOC, Op_RegF, 10, F10->as_VMReg()); | |
| 158 reg_def R_F11( SOC, SOC, Op_RegF, 11, F11->as_VMReg()); | |
| 159 reg_def R_F12( SOC, SOC, Op_RegF, 12, F12->as_VMReg()); | |
| 160 reg_def R_F13( SOC, SOC, Op_RegF, 13, F13->as_VMReg()); | |
| 161 reg_def R_F14( SOC, SOC, Op_RegF, 14, F14->as_VMReg()); | |
| 162 reg_def R_F15( SOC, SOC, Op_RegF, 15, F15->as_VMReg()); | |
| 163 reg_def R_F16( SOC, SOC, Op_RegF, 16, F16->as_VMReg()); | |
| 164 reg_def R_F17( SOC, SOC, Op_RegF, 17, F17->as_VMReg()); | |
| 165 reg_def R_F18( SOC, SOC, Op_RegF, 18, F18->as_VMReg()); | |
| 166 reg_def R_F19( SOC, SOC, Op_RegF, 19, F19->as_VMReg()); | |
| 167 reg_def R_F20( SOC, SOC, Op_RegF, 20, F20->as_VMReg()); | |
| 168 reg_def R_F21( SOC, SOC, Op_RegF, 21, F21->as_VMReg()); | |
| 169 reg_def R_F22( SOC, SOC, Op_RegF, 22, F22->as_VMReg()); | |
| 170 reg_def R_F23( SOC, SOC, Op_RegF, 23, F23->as_VMReg()); | |
| 171 reg_def R_F24( SOC, SOC, Op_RegF, 24, F24->as_VMReg()); | |
| 172 reg_def R_F25( SOC, SOC, Op_RegF, 25, F25->as_VMReg()); | |
| 173 reg_def R_F26( SOC, SOC, Op_RegF, 26, F26->as_VMReg()); | |
| 174 reg_def R_F27( SOC, SOC, Op_RegF, 27, F27->as_VMReg()); | |
| 175 reg_def R_F28( SOC, SOC, Op_RegF, 28, F28->as_VMReg()); | |
| 176 reg_def R_F29( SOC, SOC, Op_RegF, 29, F29->as_VMReg()); | |
| 177 reg_def R_F30( SOC, SOC, Op_RegF, 30, F30->as_VMReg()); | |
| 178 reg_def R_F31( SOC, SOC, Op_RegF, 31, F31->as_VMReg()); | |
| 179 | |
| 180 // Double Registers | |
| 181 // The rules of ADL require that double registers be defined in pairs. | |
| 182 // Each pair must be two 32-bit values, but not necessarily a pair of | |
| 183 // single float registers. In each pair, ADLC-assigned register numbers | |
| 184 // must be adjacent, with the lower number even. Finally, when the | |
| 185 // CPU stores such a register pair to memory, the word associated with | |
| 186 // the lower ADLC-assigned number must be stored to the lower address. | |
| 187 | |
| 188 // These definitions specify the actual bit encodings of the sparc | |
| 189 // double fp register numbers. FloatRegisterImpl in register_sparc.hpp | |
| 190 // wants 0-63, so we have to convert every time we want to use fp regs | |
| 191 // with the macroassembler, using reg_to_DoubleFloatRegister_object(). | |
| 605 | 192 // 255 is a flag meaning "don't go here". |
| 0 | 193 // I believe we can't handle callee-save doubles D32 and up until |
| 194 // the place in the sparc stack crawler that asserts on the 255 is | |
| 195 // fixed up. | |
|
1007
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
196 reg_def R_D32 (SOC, SOC, Op_RegD, 1, F32->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
197 reg_def R_D32x(SOC, SOC, Op_RegD,255, F32->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
198 reg_def R_D34 (SOC, SOC, Op_RegD, 3, F34->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
199 reg_def R_D34x(SOC, SOC, Op_RegD,255, F34->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
200 reg_def R_D36 (SOC, SOC, Op_RegD, 5, F36->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
201 reg_def R_D36x(SOC, SOC, Op_RegD,255, F36->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
202 reg_def R_D38 (SOC, SOC, Op_RegD, 7, F38->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
203 reg_def R_D38x(SOC, SOC, Op_RegD,255, F38->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
204 reg_def R_D40 (SOC, SOC, Op_RegD, 9, F40->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
205 reg_def R_D40x(SOC, SOC, Op_RegD,255, F40->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
206 reg_def R_D42 (SOC, SOC, Op_RegD, 11, F42->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
207 reg_def R_D42x(SOC, SOC, Op_RegD,255, F42->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
208 reg_def R_D44 (SOC, SOC, Op_RegD, 13, F44->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
209 reg_def R_D44x(SOC, SOC, Op_RegD,255, F44->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
210 reg_def R_D46 (SOC, SOC, Op_RegD, 15, F46->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
211 reg_def R_D46x(SOC, SOC, Op_RegD,255, F46->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
212 reg_def R_D48 (SOC, SOC, Op_RegD, 17, F48->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
213 reg_def R_D48x(SOC, SOC, Op_RegD,255, F48->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
214 reg_def R_D50 (SOC, SOC, Op_RegD, 19, F50->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
215 reg_def R_D50x(SOC, SOC, Op_RegD,255, F50->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
216 reg_def R_D52 (SOC, SOC, Op_RegD, 21, F52->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
217 reg_def R_D52x(SOC, SOC, Op_RegD,255, F52->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
218 reg_def R_D54 (SOC, SOC, Op_RegD, 23, F54->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
219 reg_def R_D54x(SOC, SOC, Op_RegD,255, F54->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
220 reg_def R_D56 (SOC, SOC, Op_RegD, 25, F56->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
221 reg_def R_D56x(SOC, SOC, Op_RegD,255, F56->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
222 reg_def R_D58 (SOC, SOC, Op_RegD, 27, F58->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
223 reg_def R_D58x(SOC, SOC, Op_RegD,255, F58->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
224 reg_def R_D60 (SOC, SOC, Op_RegD, 29, F60->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
225 reg_def R_D60x(SOC, SOC, Op_RegD,255, F60->as_VMReg()->next()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
226 reg_def R_D62 (SOC, SOC, Op_RegD, 31, F62->as_VMReg()); |
|
1ce3281a8e93
6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents:
986
diff
changeset
|
227 reg_def R_D62x(SOC, SOC, Op_RegD,255, F62->as_VMReg()->next()); |
| 0 | 228 |
| 229 | |
| 230 // ---------------------------- | |
| 231 // Special Registers | |
| 232 // Condition Codes Flag Registers | |
| 233 // I tried to break out ICC and XCC but it's not very pretty. | |
| 234 // Every Sparc instruction which defs/kills one also kills the other. | |
| 235 // Hence every compare instruction which defs one kind of flags ends | |
| 236 // up needing a kill of the other. | |
| 237 reg_def CCR (SOC, SOC, Op_RegFlags, 0, VMRegImpl::Bad()); | |
| 238 | |
| 239 reg_def FCC0(SOC, SOC, Op_RegFlags, 0, VMRegImpl::Bad()); | |
| 240 reg_def FCC1(SOC, SOC, Op_RegFlags, 1, VMRegImpl::Bad()); | |
| 241 reg_def FCC2(SOC, SOC, Op_RegFlags, 2, VMRegImpl::Bad()); | |
| 242 reg_def FCC3(SOC, SOC, Op_RegFlags, 3, VMRegImpl::Bad()); | |
| 243 | |
| 244 // ---------------------------- | |
| 245 // Specify the enum values for the registers. These enums are only used by the | |
| 246 // OptoReg "class". We can convert these enum values at will to VMReg when needed | |
| 247 // for visibility to the rest of the vm. The order of this enum influences the | |
| 248 // register allocator so having the freedom to set this order and not be stuck | |
| 249 // with the order that is natural for the rest of the vm is worth it. | |
| 250 alloc_class chunk0( | |
| 251 R_L0,R_L0H, R_L1,R_L1H, R_L2,R_L2H, R_L3,R_L3H, R_L4,R_L4H, R_L5,R_L5H, R_L6,R_L6H, R_L7,R_L7H, | |
| 252 R_G0,R_G0H, R_G1,R_G1H, R_G2,R_G2H, R_G3,R_G3H, R_G4,R_G4H, R_G5,R_G5H, R_G6,R_G6H, R_G7,R_G7H, | |
| 253 R_O7,R_O7H, R_SP,R_SPH, R_O0,R_O0H, R_O1,R_O1H, R_O2,R_O2H, R_O3,R_O3H, R_O4,R_O4H, R_O5,R_O5H, | |
| 254 R_I0,R_I0H, R_I1,R_I1H, R_I2,R_I2H, R_I3,R_I3H, R_I4,R_I4H, R_I5,R_I5H, R_FP,R_FPH, R_I7,R_I7H); | |
| 255 | |
| 256 // Note that a register is not allocatable unless it is also mentioned | |
| 257 // in a widely-used reg_class below. Thus, R_G7 and R_G0 are outside i_reg. | |
| 258 | |
| 259 alloc_class chunk1( | |
| 260 // The first registers listed here are those most likely to be used | |
| 261 // as temporaries. We move F0..F7 away from the front of the list, | |
| 262 // to reduce the likelihood of interferences with parameters and | |
| 263 // return values. Likewise, we avoid using F0/F1 for parameters, | |
| 264 // since they are used for return values. | |
| 265 // This FPU fine-tuning is worth about 1% on the SPEC geomean. | |
| 266 R_F8 ,R_F9 ,R_F10,R_F11,R_F12,R_F13,R_F14,R_F15, | |
| 267 R_F16,R_F17,R_F18,R_F19,R_F20,R_F21,R_F22,R_F23, | |
| 268 R_F24,R_F25,R_F26,R_F27,R_F28,R_F29,R_F30,R_F31, | |
| 269 R_F0 ,R_F1 ,R_F2 ,R_F3 ,R_F4 ,R_F5 ,R_F6 ,R_F7 , // used for arguments and return values | |
| 270 R_D32,R_D32x,R_D34,R_D34x,R_D36,R_D36x,R_D38,R_D38x, | |
| 271 R_D40,R_D40x,R_D42,R_D42x,R_D44,R_D44x,R_D46,R_D46x, | |
| 272 R_D48,R_D48x,R_D50,R_D50x,R_D52,R_D52x,R_D54,R_D54x, | |
| 273 R_D56,R_D56x,R_D58,R_D58x,R_D60,R_D60x,R_D62,R_D62x); | |
| 274 | |
| 275 alloc_class chunk2(CCR, FCC0, FCC1, FCC2, FCC3); | |
| 276 | |
| 277 //----------Architecture Description Register Classes-------------------------- | |
| 278 // Several register classes are automatically defined based upon information in | |
| 279 // this architecture description. | |
| 280 // 1) reg_class inline_cache_reg ( as defined in frame section ) | |
| 281 // 2) reg_class interpreter_method_oop_reg ( as defined in frame section ) | |
| 282 // 3) reg_class stack_slots( /* one chunk of stack-based "registers" */ ) | |
| 283 // | |
| 284 | |
| 285 // G0 is not included in integer class since it has special meaning. | |
| 286 reg_class g0_reg(R_G0); | |
| 287 | |
| 288 // ---------------------------- | |
| 289 // Integer Register Classes | |
| 290 // ---------------------------- | |
| 291 // Exclusions from i_reg: | |
| 292 // R_G0: hardwired zero | |
| 293 // R_G2: reserved by HotSpot to the TLS register (invariant within Java) | |
| 294 // R_G6: reserved by Solaris ABI to tools | |
| 295 // R_G7: reserved by Solaris ABI to libthread | |
| 296 // R_O7: Used as a temp in many encodings | |
| 297 reg_class int_reg(R_G1,R_G3,R_G4,R_G5,R_O0,R_O1,R_O2,R_O3,R_O4,R_O5,R_L0,R_L1,R_L2,R_L3,R_L4,R_L5,R_L6,R_L7,R_I0,R_I1,R_I2,R_I3,R_I4,R_I5); | |
| 298 | |
| 299 // Class for all integer registers, except the G registers. This is used for | |
| 300 // encodings which use G registers as temps. The regular inputs to such | |
| 301 // instructions use a "notemp_" prefix, as a hack to ensure that the allocator | |
| 302 // will not put an input into a temp register. | |
| 303 reg_class notemp_int_reg(R_O0,R_O1,R_O2,R_O3,R_O4,R_O5,R_L0,R_L1,R_L2,R_L3,R_L4,R_L5,R_L6,R_L7,R_I0,R_I1,R_I2,R_I3,R_I4,R_I5); | |
| 304 | |
| 305 reg_class g1_regI(R_G1); | |
| 306 reg_class g3_regI(R_G3); | |
| 307 reg_class g4_regI(R_G4); | |
| 308 reg_class o0_regI(R_O0); | |
| 309 reg_class o7_regI(R_O7); | |
| 310 | |
| 311 // ---------------------------- | |
| 312 // Pointer Register Classes | |
| 313 // ---------------------------- | |
| 314 #ifdef _LP64 | |
| 315 // 64-bit build means 64-bit pointers means hi/lo pairs | |
| 316 reg_class ptr_reg( R_G1H,R_G1, R_G3H,R_G3, R_G4H,R_G4, R_G5H,R_G5, | |
| 317 R_O0H,R_O0, R_O1H,R_O1, R_O2H,R_O2, R_O3H,R_O3, R_O4H,R_O4, R_O5H,R_O5, | |
| 318 R_L0H,R_L0, R_L1H,R_L1, R_L2H,R_L2, R_L3H,R_L3, R_L4H,R_L4, R_L5H,R_L5, R_L6H,R_L6, R_L7H,R_L7, | |
| 319 R_I0H,R_I0, R_I1H,R_I1, R_I2H,R_I2, R_I3H,R_I3, R_I4H,R_I4, R_I5H,R_I5 ); | |
| 320 // Lock encodings use G3 and G4 internally | |
| 321 reg_class lock_ptr_reg( R_G1H,R_G1, R_G5H,R_G5, | |
| 322 R_O0H,R_O0, R_O1H,R_O1, R_O2H,R_O2, R_O3H,R_O3, R_O4H,R_O4, R_O5H,R_O5, | |
| 323 R_L0H,R_L0, R_L1H,R_L1, R_L2H,R_L2, R_L3H,R_L3, R_L4H,R_L4, R_L5H,R_L5, R_L6H,R_L6, R_L7H,R_L7, | |
| 324 R_I0H,R_I0, R_I1H,R_I1, R_I2H,R_I2, R_I3H,R_I3, R_I4H,R_I4, R_I5H,R_I5 ); | |
| 325 // Special class for storeP instructions, which can store SP or RPC to TLS. | |
| 326 // It is also used for memory addressing, allowing direct TLS addressing. | |
| 327 reg_class sp_ptr_reg( R_G1H,R_G1, R_G2H,R_G2, R_G3H,R_G3, R_G4H,R_G4, R_G5H,R_G5, | |
| 328 R_O0H,R_O0, R_O1H,R_O1, R_O2H,R_O2, R_O3H,R_O3, R_O4H,R_O4, R_O5H,R_O5, R_SPH,R_SP, | |
| 329 R_L0H,R_L0, R_L1H,R_L1, R_L2H,R_L2, R_L3H,R_L3, R_L4H,R_L4, R_L5H,R_L5, R_L6H,R_L6, R_L7H,R_L7, | |
| 330 R_I0H,R_I0, R_I1H,R_I1, R_I2H,R_I2, R_I3H,R_I3, R_I4H,R_I4, R_I5H,R_I5, R_FPH,R_FP ); | |
| 331 // R_L7 is the lowest-priority callee-save (i.e., NS) register | |
| 332 // We use it to save R_G2 across calls out of Java. | |
| 333 reg_class l7_regP(R_L7H,R_L7); | |
| 334 | |
| 335 // Other special pointer regs | |
| 336 reg_class g1_regP(R_G1H,R_G1); | |
| 337 reg_class g2_regP(R_G2H,R_G2); | |
| 338 reg_class g3_regP(R_G3H,R_G3); | |
| 339 reg_class g4_regP(R_G4H,R_G4); | |
| 340 reg_class g5_regP(R_G5H,R_G5); | |
| 341 reg_class i0_regP(R_I0H,R_I0); | |
| 342 reg_class o0_regP(R_O0H,R_O0); | |
| 343 reg_class o1_regP(R_O1H,R_O1); | |
| 344 reg_class o2_regP(R_O2H,R_O2); | |
| 345 reg_class o7_regP(R_O7H,R_O7); | |
| 346 | |
| 347 #else // _LP64 | |
| 348 // 32-bit build means 32-bit pointers means 1 register. | |
| 349 reg_class ptr_reg( R_G1, R_G3,R_G4,R_G5, | |
| 350 R_O0,R_O1,R_O2,R_O3,R_O4,R_O5, | |
| 351 R_L0,R_L1,R_L2,R_L3,R_L4,R_L5,R_L6,R_L7, | |
| 352 R_I0,R_I1,R_I2,R_I3,R_I4,R_I5); | |
| 353 // Lock encodings use G3 and G4 internally | |
| 354 reg_class lock_ptr_reg(R_G1, R_G5, | |
| 355 R_O0,R_O1,R_O2,R_O3,R_O4,R_O5, | |
| 356 R_L0,R_L1,R_L2,R_L3,R_L4,R_L5,R_L6,R_L7, | |
| 357 R_I0,R_I1,R_I2,R_I3,R_I4,R_I5); | |
| 358 // Special class for storeP instructions, which can store SP or RPC to TLS. | |
| 359 // It is also used for memory addressing, allowing direct TLS addressing. | |
| 360 reg_class sp_ptr_reg( R_G1,R_G2,R_G3,R_G4,R_G5, | |
| 361 R_O0,R_O1,R_O2,R_O3,R_O4,R_O5,R_SP, | |
| 362 R_L0,R_L1,R_L2,R_L3,R_L4,R_L5,R_L6,R_L7, | |
| 363 R_I0,R_I1,R_I2,R_I3,R_I4,R_I5,R_FP); | |
| 364 // R_L7 is the lowest-priority callee-save (i.e., NS) register | |
| 365 // We use it to save R_G2 across calls out of Java. | |
| 366 reg_class l7_regP(R_L7); | |
| 367 | |
| 368 // Other special pointer regs | |
| 369 reg_class g1_regP(R_G1); | |
| 370 reg_class g2_regP(R_G2); | |
| 371 reg_class g3_regP(R_G3); | |
| 372 reg_class g4_regP(R_G4); | |
| 373 reg_class g5_regP(R_G5); | |
| 374 reg_class i0_regP(R_I0); | |
| 375 reg_class o0_regP(R_O0); | |
| 376 reg_class o1_regP(R_O1); | |
| 377 reg_class o2_regP(R_O2); | |
| 378 reg_class o7_regP(R_O7); | |
| 379 #endif // _LP64 | |
| 380 | |
| 381 | |
| 382 // ---------------------------- | |
| 383 // Long Register Classes | |
| 384 // ---------------------------- | |
| 385 // Longs in 1 register. Aligned adjacent hi/lo pairs. | |
| 386 // Note: O7 is never in this class; it is sometimes used as an encoding temp. | |
| 387 reg_class long_reg( R_G1H,R_G1, R_G3H,R_G3, R_G4H,R_G4, R_G5H,R_G5 | |
| 388 ,R_O0H,R_O0, R_O1H,R_O1, R_O2H,R_O2, R_O3H,R_O3, R_O4H,R_O4, R_O5H,R_O5 | |
| 389 #ifdef _LP64 | |
| 390 // 64-bit, longs in 1 register: use all 64-bit integer registers | |
| 391 // 32-bit, longs in 1 register: cannot use I's and L's. Restrict to O's and G's. | |
| 392 ,R_L0H,R_L0, R_L1H,R_L1, R_L2H,R_L2, R_L3H,R_L3, R_L4H,R_L4, R_L5H,R_L5, R_L6H,R_L6, R_L7H,R_L7 | |
| 393 ,R_I0H,R_I0, R_I1H,R_I1, R_I2H,R_I2, R_I3H,R_I3, R_I4H,R_I4, R_I5H,R_I5 | |
| 394 #endif // _LP64 | |
| 395 ); | |
| 396 | |
| 397 reg_class g1_regL(R_G1H,R_G1); | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
398 reg_class g3_regL(R_G3H,R_G3); |
| 0 | 399 reg_class o2_regL(R_O2H,R_O2); |
| 400 reg_class o7_regL(R_O7H,R_O7); | |
| 401 | |
| 402 // ---------------------------- | |
| 403 // Special Class for Condition Code Flags Register | |
| 404 reg_class int_flags(CCR); | |
| 405 reg_class float_flags(FCC0,FCC1,FCC2,FCC3); | |
| 406 reg_class float_flag0(FCC0); | |
| 407 | |
| 408 | |
| 409 // ---------------------------- | |
| 410 // Float Point Register Classes | |
| 411 // ---------------------------- | |
| 412 // Skip F30/F31, they are reserved for mem-mem copies | |
| 413 reg_class sflt_reg(R_F0,R_F1,R_F2,R_F3,R_F4,R_F5,R_F6,R_F7,R_F8,R_F9,R_F10,R_F11,R_F12,R_F13,R_F14,R_F15,R_F16,R_F17,R_F18,R_F19,R_F20,R_F21,R_F22,R_F23,R_F24,R_F25,R_F26,R_F27,R_F28,R_F29); | |
| 414 | |
| 415 // Paired floating point registers--they show up in the same order as the floats, | |
| 416 // but they are used with the "Op_RegD" type, and always occur in even/odd pairs. | |
| 417 reg_class dflt_reg(R_F0, R_F1, R_F2, R_F3, R_F4, R_F5, R_F6, R_F7, R_F8, R_F9, R_F10,R_F11,R_F12,R_F13,R_F14,R_F15, | |
| 418 R_F16,R_F17,R_F18,R_F19,R_F20,R_F21,R_F22,R_F23,R_F24,R_F25,R_F26,R_F27,R_F28,R_F29, | |
| 419 /* Use extra V9 double registers; this AD file does not support V8 */ | |
| 420 R_D32,R_D32x,R_D34,R_D34x,R_D36,R_D36x,R_D38,R_D38x,R_D40,R_D40x,R_D42,R_D42x,R_D44,R_D44x,R_D46,R_D46x, | |
| 421 R_D48,R_D48x,R_D50,R_D50x,R_D52,R_D52x,R_D54,R_D54x,R_D56,R_D56x,R_D58,R_D58x,R_D60,R_D60x,R_D62,R_D62x | |
| 422 ); | |
| 423 | |
| 424 // Paired floating point registers--they show up in the same order as the floats, | |
| 425 // but they are used with the "Op_RegD" type, and always occur in even/odd pairs. | |
| 426 // This class is usable for mis-aligned loads as happen in I2C adapters. | |
| 427 reg_class dflt_low_reg(R_F0, R_F1, R_F2, R_F3, R_F4, R_F5, R_F6, R_F7, R_F8, R_F9, R_F10,R_F11,R_F12,R_F13,R_F14,R_F15, | |
| 3804 | 428 R_F16,R_F17,R_F18,R_F19,R_F20,R_F21,R_F22,R_F23,R_F24,R_F25,R_F26,R_F27,R_F28,R_F29); |
| 0 | 429 %} |
| 430 | |
| 431 //----------DEFINITION BLOCK--------------------------------------------------- | |
| 432 // Define name --> value mappings to inform the ADLC of an integer valued name | |
| 433 // Current support includes integer values in the range [0, 0x7FFFFFFF] | |
| 434 // Format: | |
| 435 // int_def <name> ( <int_value>, <expression>); | |
| 436 // Generated Code in ad_<arch>.hpp | |
| 437 // #define <name> (<expression>) | |
| 438 // // value == <int_value> | |
| 439 // Generated code in ad_<arch>.cpp adlc_verification() | |
| 440 // assert( <name> == <int_value>, "Expect (<expression>) to equal <int_value>"); | |
| 441 // | |
| 442 definitions %{ | |
| 443 // The default cost (of an ALU instruction). | |
| 444 int_def DEFAULT_COST ( 100, 100); | |
| 445 int_def HUGE_COST (1000000, 1000000); | |
| 446 | |
| 447 // Memory refs are twice as expensive as run-of-the-mill. | |
| 448 int_def MEMORY_REF_COST ( 200, DEFAULT_COST * 2); | |
| 449 | |
| 450 // Branches are even more expensive. | |
| 451 int_def BRANCH_COST ( 300, DEFAULT_COST * 3); | |
| 452 int_def CALL_COST ( 300, DEFAULT_COST * 3); | |
| 453 %} | |
| 454 | |
| 455 | |
| 456 //----------SOURCE BLOCK------------------------------------------------------- | |
| 457 // This is a block of C++ code which provides values, functions, and | |
| 458 // definitions necessary in the rest of the architecture description | |
| 459 source_hpp %{ | |
| 460 // Must be visible to the DFA in dfa_sparc.cpp | |
| 461 extern bool can_branch_register( Node *bol, Node *cmp ); | |
| 462 | |
| 3892 | 463 extern bool use_block_zeroing(Node* count); |
| 464 | |
| 0 | 465 // Macros to extract hi & lo halves from a long pair. |
| 466 // G0 is not part of any long pair, so assert on that. | |
| 605 | 467 // Prevents accidentally using G1 instead of G0. |
| 0 | 468 #define LONG_HI_REG(x) (x) |
| 469 #define LONG_LO_REG(x) (x) | |
| 470 | |
| 471 %} | |
| 472 | |
| 473 source %{ | |
| 474 #define __ _masm. | |
| 475 | |
| 476 // tertiary op of a LoadP or StoreP encoding | |
| 477 #define REGP_OP true | |
| 478 | |
| 479 static FloatRegister reg_to_SingleFloatRegister_object(int register_encoding); | |
| 480 static FloatRegister reg_to_DoubleFloatRegister_object(int register_encoding); | |
| 481 static Register reg_to_register_object(int register_encoding); | |
| 482 | |
| 483 // Used by the DFA in dfa_sparc.cpp. | |
| 484 // Check for being able to use a V9 branch-on-register. Requires a | |
| 485 // compare-vs-zero, equal/not-equal, of a value which was zero- or sign- | |
| 486 // extended. Doesn't work following an integer ADD, for example, because of | |
| 487 // overflow (-1 incremented yields 0 plus a carry in the high-order word). On | |
| 488 // 32-bit V9 systems, interrupts currently blow away the high-order 32 bits and | |
| 489 // replace them with zero, which could become sign-extension in a different OS | |
| 490 // release. There's no obvious reason why an interrupt will ever fill these | |
| 491 // bits with non-zero junk (the registers are reloaded with standard LD | |
| 492 // instructions which either zero-fill or sign-fill). | |
| 493 bool can_branch_register( Node *bol, Node *cmp ) { | |
| 494 if( !BranchOnRegister ) return false; | |
| 495 #ifdef _LP64 | |
| 496 if( cmp->Opcode() == Op_CmpP ) | |
| 497 return true; // No problems with pointer compares | |
| 498 #endif | |
| 499 if( cmp->Opcode() == Op_CmpL ) | |
| 500 return true; // No problems with long compares | |
| 501 | |
| 502 if( !SparcV9RegsHiBitsZero ) return false; | |
| 503 if( bol->as_Bool()->_test._test != BoolTest::ne && | |
| 504 bol->as_Bool()->_test._test != BoolTest::eq ) | |
| 505 return false; | |
| 506 | |
| 507 // Check for comparing against a 'safe' value. Any operation which | |
| 508 // clears out the high word is safe. Thus, loads and certain shifts | |
| 509 // are safe, as are non-negative constants. Any operation which | |
| 510 // preserves zero bits in the high word is safe as long as each of its | |
| 511 // inputs are safe. Thus, phis and bitwise booleans are safe if their | |
| 512 // inputs are safe. At present, the only important case to recognize | |
| 513 // seems to be loads. Constants should fold away, and shifts & | |
| 514 // logicals can use the 'cc' forms. | |
| 515 Node *x = cmp->in(1); | |
| 516 if( x->is_Load() ) return true; | |
| 517 if( x->is_Phi() ) { | |
| 518 for( uint i = 1; i < x->req(); i++ ) | |
| 519 if( !x->in(i)->is_Load() ) | |
| 520 return false; | |
| 521 return true; | |
| 522 } | |
| 523 return false; | |
| 524 } | |
| 525 | |
| 3892 | 526 bool use_block_zeroing(Node* count) { |
| 527 // Use BIS for zeroing if count is not constant | |
| 528 // or it is >= BlockZeroingLowLimit. | |
| 529 return UseBlockZeroing && (count->find_intptr_t_con(BlockZeroingLowLimit) >= BlockZeroingLowLimit); | |
| 530 } | |
| 531 | |
| 0 | 532 // **************************************************************************** |
| 533 | |
| 534 // REQUIRED FUNCTIONALITY | |
| 535 | |
| 536 // !!!!! Special hack to get all type of calls to specify the byte offset | |
| 537 // from the start of the call to the point where the return address | |
| 538 // will point. | |
| 539 // The "return address" is the address of the call instruction, plus 8. | |
| 540 | |
| 541 int MachCallStaticJavaNode::ret_addr_offset() { | |
| 1567 | 542 int offset = NativeCall::instruction_size; // call; delay slot |
| 543 if (_method_handle_invoke) | |
| 544 offset += 4; // restore SP | |
| 545 return offset; | |
| 0 | 546 } |
| 547 | |
| 548 int MachCallDynamicJavaNode::ret_addr_offset() { | |
| 549 int vtable_index = this->_vtable_index; | |
| 550 if (vtable_index < 0) { | |
| 551 // must be invalid_vtable_index, not nonvirtual_vtable_index | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
552 assert(vtable_index == Method::invalid_vtable_index, "correct sentinel value"); |
| 0 | 553 return (NativeMovConstReg::instruction_size + |
| 554 NativeCall::instruction_size); // sethi; setlo; call; delay slot | |
| 555 } else { | |
| 556 assert(!UseInlineCaches, "expect vtable calls only if not using ICs"); | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
557 int entry_offset = InstanceKlass::vtable_start_offset() + vtable_index*vtableEntry::size(); |
| 0 | 558 int v_off = entry_offset*wordSize + vtableEntry::method_offset_in_bytes(); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
559 int klass_load_size; |
|
12226
7944aba7ba41
8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents:
12056
diff
changeset
|
560 if (UseCompressedClassPointers) { |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
561 assert(Universe::heap() != NULL, "java heap should be initialized"); |
|
12056
740e263c80c6
8003424: Enable Class Data Sharing for CompressedOops
hseigel
parents:
10997
diff
changeset
|
562 klass_load_size = MacroAssembler::instr_size_for_decode_klass_not_null() + 1*BytesPerInstWord; |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
563 } else { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
564 klass_load_size = 1*BytesPerInstWord; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
565 } |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
566 if (Assembler::is_simm13(v_off)) { |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
567 return klass_load_size + |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
568 (2*BytesPerInstWord + // ld_ptr, ld_ptr |
| 0 | 569 NativeCall::instruction_size); // call; delay slot |
| 570 } else { | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
571 return klass_load_size + |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
572 (4*BytesPerInstWord + // set_hi, set, ld_ptr, ld_ptr |
| 0 | 573 NativeCall::instruction_size); // call; delay slot |
| 574 } | |
| 575 } | |
| 576 } | |
| 577 | |
| 578 int MachCallRuntimeNode::ret_addr_offset() { | |
| 579 #ifdef _LP64 | |
|
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
580 if (MacroAssembler::is_far_target(entry_point())) { |
|
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
581 return NativeFarCall::instruction_size; |
|
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
582 } else { |
|
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
583 return NativeCall::instruction_size; |
|
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
584 } |
| 0 | 585 #else |
| 586 return NativeCall::instruction_size; // call; delay slot | |
| 587 #endif | |
| 588 } | |
| 589 | |
| 590 // Indicate if the safepoint node needs the polling page as an input. | |
| 591 // Since Sparc does not have absolute addressing, it does. | |
| 592 bool SafePointNode::needs_polling_address_input() { | |
| 593 return true; | |
| 594 } | |
| 595 | |
| 596 // emit an interrupt that is caught by the debugger (for debugging compiler) | |
| 597 void emit_break(CodeBuffer &cbuf) { | |
| 598 MacroAssembler _masm(&cbuf); | |
| 599 __ breakpoint_trap(); | |
| 600 } | |
| 601 | |
| 602 #ifndef PRODUCT | |
| 603 void MachBreakpointNode::format( PhaseRegAlloc *, outputStream *st ) const { | |
| 604 st->print("TA"); | |
| 605 } | |
| 606 #endif | |
| 607 | |
| 608 void MachBreakpointNode::emit(CodeBuffer &cbuf, PhaseRegAlloc *ra_) const { | |
| 609 emit_break(cbuf); | |
| 610 } | |
| 611 | |
| 612 uint MachBreakpointNode::size(PhaseRegAlloc *ra_) const { | |
| 613 return MachNode::size(ra_); | |
| 614 } | |
| 615 | |
| 616 // Traceable jump | |
| 617 void emit_jmpl(CodeBuffer &cbuf, int jump_target) { | |
| 618 MacroAssembler _masm(&cbuf); | |
| 619 Register rdest = reg_to_register_object(jump_target); | |
| 620 __ JMP(rdest, 0); | |
| 621 __ delayed()->nop(); | |
| 622 } | |
| 623 | |
| 624 // Traceable jump and set exception pc | |
| 625 void emit_jmpl_set_exception_pc(CodeBuffer &cbuf, int jump_target) { | |
| 626 MacroAssembler _masm(&cbuf); | |
| 627 Register rdest = reg_to_register_object(jump_target); | |
| 628 __ JMP(rdest, 0); | |
| 629 __ delayed()->add(O7, frame::pc_return_offset, Oissuing_pc ); | |
| 630 } | |
| 631 | |
| 632 void emit_nop(CodeBuffer &cbuf) { | |
| 633 MacroAssembler _masm(&cbuf); | |
| 634 __ nop(); | |
| 635 } | |
| 636 | |
| 637 void emit_illtrap(CodeBuffer &cbuf) { | |
| 638 MacroAssembler _masm(&cbuf); | |
| 639 __ illtrap(0); | |
| 640 } | |
| 641 | |
| 642 | |
| 643 intptr_t get_offset_from_base(const MachNode* n, const TypePtr* atype, int disp32) { | |
| 644 assert(n->rule() != loadUB_rule, ""); | |
| 645 | |
| 646 intptr_t offset = 0; | |
| 647 const TypePtr *adr_type = TYPE_PTR_SENTINAL; // Check for base==RegI, disp==immP | |
| 648 const Node* addr = n->get_base_and_disp(offset, adr_type); | |
| 649 assert(adr_type == (const TypePtr*)-1, "VerifyOops: no support for sparc operands with base==RegI, disp==immP"); | |
| 650 assert(addr != NULL && addr != (Node*)-1, "invalid addr"); | |
| 651 assert(addr->bottom_type()->isa_oopptr() == atype, ""); | |
| 652 atype = atype->add_offset(offset); | |
| 653 assert(disp32 == offset, "wrong disp32"); | |
| 654 return atype->_offset; | |
| 655 } | |
| 656 | |
| 657 | |
| 658 intptr_t get_offset_from_base_2(const MachNode* n, const TypePtr* atype, int disp32) { | |
| 659 assert(n->rule() != loadUB_rule, ""); | |
| 660 | |
| 661 intptr_t offset = 0; | |
| 662 Node* addr = n->in(2); | |
| 663 assert(addr->bottom_type()->isa_oopptr() == atype, ""); | |
| 664 if (addr->is_Mach() && addr->as_Mach()->ideal_Opcode() == Op_AddP) { | |
| 665 Node* a = addr->in(2/*AddPNode::Address*/); | |
| 666 Node* o = addr->in(3/*AddPNode::Offset*/); | |
| 667 offset = o->is_Con() ? o->bottom_type()->is_intptr_t()->get_con() : Type::OffsetBot; | |
| 668 atype = a->bottom_type()->is_ptr()->add_offset(offset); | |
| 669 assert(atype->isa_oop_ptr(), "still an oop"); | |
| 670 } | |
| 671 offset = atype->is_ptr()->_offset; | |
| 672 if (offset != Type::OffsetBot) offset += disp32; | |
| 673 return offset; | |
| 674 } | |
| 675 | |
| 2008 | 676 static inline jdouble replicate_immI(int con, int count, int width) { |
| 677 // Load a constant replicated "count" times with width "width" | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
678 assert(count*width == 8 && width <= 4, "sanity"); |
| 2008 | 679 int bit_width = width * 8; |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
680 jlong val = con; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
681 val &= (((jlong) 1) << bit_width) - 1; // mask off sign bits |
| 2008 | 682 for (int i = 0; i < count - 1; i++) { |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
683 val |= (val << bit_width); |
| 2008 | 684 } |
| 685 jdouble dval = *((jdouble*) &val); // coerce to double type | |
| 686 return dval; | |
| 687 } | |
| 688 | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
689 static inline jdouble replicate_immF(float con) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
690 // Replicate float con 2 times and pack into vector. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
691 int val = *((int*)&con); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
692 jlong lval = val; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
693 lval = (lval << 32) | (lval & 0xFFFFFFFFl); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
694 jdouble dval = *((jdouble*) &lval); // coerce to double type |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
695 return dval; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
696 } |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
697 |
| 0 | 698 // Standard Sparc opcode form2 field breakdown |
| 699 static inline void emit2_19(CodeBuffer &cbuf, int f30, int f29, int f25, int f22, int f20, int f19, int f0 ) { | |
| 700 f0 &= (1<<19)-1; // Mask displacement to 19 bits | |
| 701 int op = (f30 << 30) | | |
| 702 (f29 << 29) | | |
| 703 (f25 << 25) | | |
| 704 (f22 << 22) | | |
| 705 (f20 << 20) | | |
| 706 (f19 << 19) | | |
| 707 (f0 << 0); | |
| 1748 | 708 cbuf.insts()->emit_int32(op); |
| 0 | 709 } |
| 710 | |
| 711 // Standard Sparc opcode form2 field breakdown | |
| 712 static inline void emit2_22(CodeBuffer &cbuf, int f30, int f25, int f22, int f0 ) { | |
| 713 f0 >>= 10; // Drop 10 bits | |
| 714 f0 &= (1<<22)-1; // Mask displacement to 22 bits | |
| 715 int op = (f30 << 30) | | |
| 716 (f25 << 25) | | |
| 717 (f22 << 22) | | |
| 718 (f0 << 0); | |
| 1748 | 719 cbuf.insts()->emit_int32(op); |
| 0 | 720 } |
| 721 | |
| 722 // Standard Sparc opcode form3 field breakdown | |
| 723 static inline void emit3(CodeBuffer &cbuf, int f30, int f25, int f19, int f14, int f5, int f0 ) { | |
| 724 int op = (f30 << 30) | | |
| 725 (f25 << 25) | | |
| 726 (f19 << 19) | | |
| 727 (f14 << 14) | | |
| 728 (f5 << 5) | | |
| 729 (f0 << 0); | |
| 1748 | 730 cbuf.insts()->emit_int32(op); |
| 0 | 731 } |
| 732 | |
| 733 // Standard Sparc opcode form3 field breakdown | |
| 734 static inline void emit3_simm13(CodeBuffer &cbuf, int f30, int f25, int f19, int f14, int simm13 ) { | |
| 735 simm13 &= (1<<13)-1; // Mask to 13 bits | |
| 736 int op = (f30 << 30) | | |
| 737 (f25 << 25) | | |
| 738 (f19 << 19) | | |
| 739 (f14 << 14) | | |
| 740 (1 << 13) | // bit to indicate immediate-mode | |
| 741 (simm13<<0); | |
| 1748 | 742 cbuf.insts()->emit_int32(op); |
| 0 | 743 } |
| 744 | |
| 745 static inline void emit3_simm10(CodeBuffer &cbuf, int f30, int f25, int f19, int f14, int simm10 ) { | |
| 746 simm10 &= (1<<10)-1; // Mask to 10 bits | |
| 747 emit3_simm13(cbuf,f30,f25,f19,f14,simm10); | |
| 748 } | |
| 749 | |
| 750 #ifdef ASSERT | |
| 751 // Helper function for VerifyOops in emit_form3_mem_reg | |
| 752 void verify_oops_warning(const MachNode *n, int ideal_op, int mem_op) { | |
| 753 warning("VerifyOops encountered unexpected instruction:"); | |
| 754 n->dump(2); | |
| 755 warning("Instruction has ideal_Opcode==Op_%s and op_ld==Op_%s \n", NodeClassNames[ideal_op], NodeClassNames[mem_op]); | |
| 756 } | |
| 757 #endif | |
| 758 | |
| 759 | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
760 void emit_form3_mem_reg(CodeBuffer &cbuf, PhaseRegAlloc* ra, const MachNode* n, int primary, int tertiary, |
| 0 | 761 int src1_enc, int disp32, int src2_enc, int dst_enc) { |
| 762 | |
| 763 #ifdef ASSERT | |
| 764 // The following code implements the +VerifyOops feature. | |
| 765 // It verifies oop values which are loaded into or stored out of | |
| 766 // the current method activation. +VerifyOops complements techniques | |
| 767 // like ScavengeALot, because it eagerly inspects oops in transit, | |
| 768 // as they enter or leave the stack, as opposed to ScavengeALot, | |
| 769 // which inspects oops "at rest", in the stack or heap, at safepoints. | |
| 770 // For this reason, +VerifyOops can sometimes detect bugs very close | |
| 771 // to their point of creation. It can also serve as a cross-check | |
| 772 // on the validity of oop maps, when used toegether with ScavengeALot. | |
| 773 | |
| 774 // It would be good to verify oops at other points, especially | |
| 775 // when an oop is used as a base pointer for a load or store. | |
| 776 // This is presently difficult, because it is hard to know when | |
| 777 // a base address is biased or not. (If we had such information, | |
| 778 // it would be easy and useful to make a two-argument version of | |
| 779 // verify_oop which unbiases the base, and performs verification.) | |
| 780 | |
| 781 assert((uint)tertiary == 0xFFFFFFFF || tertiary == REGP_OP, "valid tertiary"); | |
| 782 bool is_verified_oop_base = false; | |
| 783 bool is_verified_oop_load = false; | |
| 784 bool is_verified_oop_store = false; | |
| 785 int tmp_enc = -1; | |
| 786 if (VerifyOops && src1_enc != R_SP_enc) { | |
| 787 // classify the op, mainly for an assert check | |
| 788 int st_op = 0, ld_op = 0; | |
| 789 switch (primary) { | |
| 790 case Assembler::stb_op3: st_op = Op_StoreB; break; | |
| 791 case Assembler::sth_op3: st_op = Op_StoreC; break; | |
| 792 case Assembler::stx_op3: // may become StoreP or stay StoreI or StoreD0 | |
| 793 case Assembler::stw_op3: st_op = Op_StoreI; break; | |
| 794 case Assembler::std_op3: st_op = Op_StoreL; break; | |
| 795 case Assembler::stf_op3: st_op = Op_StoreF; break; | |
| 796 case Assembler::stdf_op3: st_op = Op_StoreD; break; | |
| 797 | |
| 798 case Assembler::ldsb_op3: ld_op = Op_LoadB; break; | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
799 case Assembler::ldub_op3: ld_op = Op_LoadUB; break; |
|
558
3b5ac9e7e6ea
6796746: rename LoadC (char) opcode class to LoadUS (unsigned short)
twisti
parents:
551
diff
changeset
|
800 case Assembler::lduh_op3: ld_op = Op_LoadUS; break; |
| 0 | 801 case Assembler::ldsh_op3: ld_op = Op_LoadS; break; |
| 802 case Assembler::ldx_op3: // may become LoadP or stay LoadI | |
| 803 case Assembler::ldsw_op3: // may become LoadP or stay LoadI | |
| 804 case Assembler::lduw_op3: ld_op = Op_LoadI; break; | |
| 805 case Assembler::ldd_op3: ld_op = Op_LoadL; break; | |
| 806 case Assembler::ldf_op3: ld_op = Op_LoadF; break; | |
| 807 case Assembler::lddf_op3: ld_op = Op_LoadD; break; | |
| 808 case Assembler::prefetch_op3: ld_op = Op_LoadI; break; | |
| 809 | |
| 810 default: ShouldNotReachHere(); | |
| 811 } | |
| 812 if (tertiary == REGP_OP) { | |
| 813 if (st_op == Op_StoreI) st_op = Op_StoreP; | |
| 814 else if (ld_op == Op_LoadI) ld_op = Op_LoadP; | |
| 815 else ShouldNotReachHere(); | |
| 816 if (st_op) { | |
| 817 // a store | |
| 818 // inputs are (0:control, 1:memory, 2:address, 3:value) | |
| 819 Node* n2 = n->in(3); | |
| 820 if (n2 != NULL) { | |
| 821 const Type* t = n2->bottom_type(); | |
| 822 is_verified_oop_store = t->isa_oop_ptr() ? (t->is_ptr()->_offset==0) : false; | |
| 823 } | |
| 824 } else { | |
| 825 // a load | |
| 826 const Type* t = n->bottom_type(); | |
| 827 is_verified_oop_load = t->isa_oop_ptr() ? (t->is_ptr()->_offset==0) : false; | |
| 828 } | |
| 829 } | |
| 830 | |
| 831 if (ld_op) { | |
| 832 // a Load | |
| 833 // inputs are (0:control, 1:memory, 2:address) | |
| 834 if (!(n->ideal_Opcode()==ld_op) && // Following are special cases | |
| 835 !(n->ideal_Opcode()==Op_LoadPLocked && ld_op==Op_LoadP) && | |
| 836 !(n->ideal_Opcode()==Op_LoadI && ld_op==Op_LoadF) && | |
| 837 !(n->ideal_Opcode()==Op_LoadF && ld_op==Op_LoadI) && | |
| 838 !(n->ideal_Opcode()==Op_LoadRange && ld_op==Op_LoadI) && | |
| 839 !(n->ideal_Opcode()==Op_LoadKlass && ld_op==Op_LoadP) && | |
| 840 !(n->ideal_Opcode()==Op_LoadL && ld_op==Op_LoadI) && | |
| 841 !(n->ideal_Opcode()==Op_LoadL_unaligned && ld_op==Op_LoadI) && | |
| 842 !(n->ideal_Opcode()==Op_LoadD_unaligned && ld_op==Op_LoadF) && | |
| 843 !(n->ideal_Opcode()==Op_ConvI2F && ld_op==Op_LoadF) && | |
| 844 !(n->ideal_Opcode()==Op_ConvI2D && ld_op==Op_LoadF) && | |
| 845 !(n->ideal_Opcode()==Op_PrefetchRead && ld_op==Op_LoadI) && | |
| 846 !(n->ideal_Opcode()==Op_PrefetchWrite && ld_op==Op_LoadI) && | |
| 3898 | 847 !(n->ideal_Opcode()==Op_PrefetchAllocation && ld_op==Op_LoadI) && |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
848 !(n->ideal_Opcode()==Op_LoadVector && ld_op==Op_LoadD) && |
| 0 | 849 !(n->rule() == loadUB_rule)) { |
| 850 verify_oops_warning(n, n->ideal_Opcode(), ld_op); | |
| 851 } | |
| 852 } else if (st_op) { | |
| 853 // a Store | |
| 854 // inputs are (0:control, 1:memory, 2:address, 3:value) | |
| 855 if (!(n->ideal_Opcode()==st_op) && // Following are special cases | |
| 856 !(n->ideal_Opcode()==Op_StoreCM && st_op==Op_StoreB) && | |
| 857 !(n->ideal_Opcode()==Op_StoreI && st_op==Op_StoreF) && | |
| 858 !(n->ideal_Opcode()==Op_StoreF && st_op==Op_StoreI) && | |
| 859 !(n->ideal_Opcode()==Op_StoreL && st_op==Op_StoreI) && | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
860 !(n->ideal_Opcode()==Op_StoreVector && st_op==Op_StoreD) && |
| 0 | 861 !(n->ideal_Opcode()==Op_StoreD && st_op==Op_StoreI && n->rule() == storeD0_rule)) { |
| 862 verify_oops_warning(n, n->ideal_Opcode(), st_op); | |
| 863 } | |
| 864 } | |
| 865 | |
| 866 if (src2_enc == R_G0_enc && n->rule() != loadUB_rule && n->ideal_Opcode() != Op_StoreCM ) { | |
| 867 Node* addr = n->in(2); | |
| 868 if (!(addr->is_Mach() && addr->as_Mach()->ideal_Opcode() == Op_AddP)) { | |
| 869 const TypeOopPtr* atype = addr->bottom_type()->isa_instptr(); // %%% oopptr? | |
| 870 if (atype != NULL) { | |
| 871 intptr_t offset = get_offset_from_base(n, atype, disp32); | |
| 872 intptr_t offset_2 = get_offset_from_base_2(n, atype, disp32); | |
| 873 if (offset != offset_2) { | |
| 874 get_offset_from_base(n, atype, disp32); | |
| 875 get_offset_from_base_2(n, atype, disp32); | |
| 876 } | |
| 877 assert(offset == offset_2, "different offsets"); | |
| 878 if (offset == disp32) { | |
| 879 // we now know that src1 is a true oop pointer | |
| 880 is_verified_oop_base = true; | |
| 881 if (ld_op && src1_enc == dst_enc && ld_op != Op_LoadF && ld_op != Op_LoadD) { | |
| 882 if( primary == Assembler::ldd_op3 ) { | |
| 883 is_verified_oop_base = false; // Cannot 'ldd' into O7 | |
| 884 } else { | |
| 885 tmp_enc = dst_enc; | |
| 886 dst_enc = R_O7_enc; // Load into O7; preserve source oop | |
| 887 assert(src1_enc != dst_enc, ""); | |
| 888 } | |
| 889 } | |
| 890 } | |
| 891 if (st_op && (( offset == oopDesc::klass_offset_in_bytes()) | |
| 892 || offset == oopDesc::mark_offset_in_bytes())) { | |
| 893 // loading the mark should not be allowed either, but | |
| 894 // we don't check this since it conflicts with InlineObjectHash | |
| 895 // usage of LoadINode to get the mark. We could keep the | |
| 896 // check if we create a new LoadMarkNode | |
| 897 // but do not verify the object before its header is initialized | |
| 898 ShouldNotReachHere(); | |
| 899 } | |
| 900 } | |
| 901 } | |
| 902 } | |
| 903 } | |
| 904 #endif | |
| 905 | |
| 906 uint instr; | |
| 907 instr = (Assembler::ldst_op << 30) | |
| 908 | (dst_enc << 25) | |
| 909 | (primary << 19) | |
| 910 | (src1_enc << 14); | |
| 911 | |
| 912 uint index = src2_enc; | |
| 913 int disp = disp32; | |
| 914 | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
915 if (src1_enc == R_SP_enc || src1_enc == R_FP_enc) { |
| 0 | 916 disp += STACK_BIAS; |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
917 // Quick fix for JDK-8029668: check that stack offset fits, bailout if not |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
918 if (!Assembler::is_simm13(disp)) { |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
919 ra->C->record_method_not_compilable("unable to handle large constant offsets"); |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
920 return; |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
921 } |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
922 } |
| 0 | 923 |
| 924 // We should have a compiler bailout here rather than a guarantee. | |
| 925 // Better yet would be some mechanism to handle variable-size matches correctly. | |
| 926 guarantee(Assembler::is_simm13(disp), "Do not match large constant offsets" ); | |
| 927 | |
| 928 if( disp == 0 ) { | |
| 929 // use reg-reg form | |
| 930 // bit 13 is already zero | |
| 931 instr |= index; | |
| 932 } else { | |
| 933 // use reg-imm form | |
| 934 instr |= 0x00002000; // set bit 13 to one | |
| 935 instr |= disp & 0x1FFF; | |
| 936 } | |
| 937 | |
| 1748 | 938 cbuf.insts()->emit_int32(instr); |
| 0 | 939 |
| 940 #ifdef ASSERT | |
| 941 { | |
| 942 MacroAssembler _masm(&cbuf); | |
| 943 if (is_verified_oop_base) { | |
| 944 __ verify_oop(reg_to_register_object(src1_enc)); | |
| 945 } | |
| 946 if (is_verified_oop_store) { | |
| 947 __ verify_oop(reg_to_register_object(dst_enc)); | |
| 948 } | |
| 949 if (tmp_enc != -1) { | |
| 950 __ mov(O7, reg_to_register_object(tmp_enc)); | |
| 951 } | |
| 952 if (is_verified_oop_load) { | |
| 953 __ verify_oop(reg_to_register_object(dst_enc)); | |
| 954 } | |
| 955 } | |
| 956 #endif | |
| 957 } | |
| 958 | |
|
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
959 void emit_call_reloc(CodeBuffer &cbuf, intptr_t entry_point, relocInfo::relocType rtype, bool preserve_g2 = false) { |
| 0 | 960 // The method which records debug information at every safepoint |
| 961 // expects the call to be the first instruction in the snippet as | |
| 962 // it creates a PcDesc structure which tracks the offset of a call | |
| 963 // from the start of the codeBlob. This offset is computed as | |
| 964 // code_end() - code_begin() of the code which has been emitted | |
| 965 // so far. | |
| 966 // In this particular case we have skirted around the problem by | |
| 967 // putting the "mov" instruction in the delay slot but the problem | |
| 968 // may bite us again at some other point and a cleaner/generic | |
| 969 // solution using relocations would be needed. | |
| 970 MacroAssembler _masm(&cbuf); | |
| 971 __ set_inst_mark(); | |
| 972 | |
| 973 // We flush the current window just so that there is a valid stack copy | |
| 974 // the fact that the current window becomes active again instantly is | |
| 975 // not a problem there is nothing live in it. | |
| 976 | |
| 977 #ifdef ASSERT | |
| 978 int startpos = __ offset(); | |
| 979 #endif /* ASSERT */ | |
| 980 | |
|
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
981 __ call((address)entry_point, rtype); |
| 0 | 982 |
| 983 if (preserve_g2) __ delayed()->mov(G2, L7); | |
| 984 else __ delayed()->nop(); | |
| 985 | |
| 986 if (preserve_g2) __ mov(L7, G2); | |
| 987 | |
| 988 #ifdef ASSERT | |
| 989 if (preserve_g2 && (VerifyCompiledCode || VerifyOops)) { | |
| 990 #ifdef _LP64 | |
| 991 // Trash argument dump slots. | |
| 992 __ set(0xb0b8ac0db0b8ac0d, G1); | |
| 993 __ mov(G1, G5); | |
| 994 __ stx(G1, SP, STACK_BIAS + 0x80); | |
| 995 __ stx(G1, SP, STACK_BIAS + 0x88); | |
| 996 __ stx(G1, SP, STACK_BIAS + 0x90); | |
| 997 __ stx(G1, SP, STACK_BIAS + 0x98); | |
| 998 __ stx(G1, SP, STACK_BIAS + 0xA0); | |
| 999 __ stx(G1, SP, STACK_BIAS + 0xA8); | |
| 1000 #else // _LP64 | |
| 1001 // this is also a native call, so smash the first 7 stack locations, | |
| 1002 // and the various registers | |
| 1003 | |
| 1004 // Note: [SP+0x40] is sp[callee_aggregate_return_pointer_sp_offset], | |
| 1005 // while [SP+0x44..0x58] are the argument dump slots. | |
| 1006 __ set((intptr_t)0xbaadf00d, G1); | |
| 1007 __ mov(G1, G5); | |
| 1008 __ sllx(G1, 32, G1); | |
| 1009 __ or3(G1, G5, G1); | |
| 1010 __ mov(G1, G5); | |
| 1011 __ stx(G1, SP, 0x40); | |
| 1012 __ stx(G1, SP, 0x48); | |
| 1013 __ stx(G1, SP, 0x50); | |
| 1014 __ stw(G1, SP, 0x58); // Do not trash [SP+0x5C] which is a usable spill slot | |
| 1015 #endif // _LP64 | |
| 1016 } | |
| 1017 #endif /*ASSERT*/ | |
| 1018 } | |
| 1019 | |
| 1020 //============================================================================= | |
| 1021 // REQUIRED FUNCTIONALITY for encoding | |
| 1022 void emit_lo(CodeBuffer &cbuf, int val) { } | |
| 1023 void emit_hi(CodeBuffer &cbuf, int val) { } | |
| 1024 | |
| 1025 | |
| 1026 //============================================================================= | |
|
4121
db2e64ca2d5a
7090968: Allow adlc register class to depend on runtime conditions
roland
parents:
4114
diff
changeset
|
1027 const RegMask& MachConstantBaseNode::_out_RegMask = PTR_REG_mask(); |
| 2008 | 1028 |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1029 int Compile::ConstantTable::calculate_table_base_offset() const { |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1030 if (UseRDPCForConstantTableBase) { |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1031 // The table base offset might be less but then it fits into |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1032 // simm13 anyway and we are good (cf. MachConstantBaseNode::emit). |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1033 return Assembler::min_simm13(); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1034 } else { |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1035 int offset = -(size() / 2); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1036 if (!Assembler::is_simm13(offset)) { |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1037 offset = Assembler::min_simm13(); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1038 } |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1039 return offset; |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1040 } |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1041 } |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1042 |
|
14428
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1043 bool MachConstantBaseNode::requires_postalloc_expand() const { return false; } |
|
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1044 void MachConstantBaseNode::postalloc_expand(GrowableArray <Node *> *nodes, PhaseRegAlloc *ra_) { |
|
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1045 ShouldNotReachHere(); |
|
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1046 } |
|
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1047 |
| 2008 | 1048 void MachConstantBaseNode::emit(CodeBuffer& cbuf, PhaseRegAlloc* ra_) const { |
| 1049 Compile* C = ra_->C; | |
| 1050 Compile::ConstantTable& constant_table = C->constant_table(); | |
| 1051 MacroAssembler _masm(&cbuf); | |
| 1052 | |
| 1053 Register r = as_Register(ra_->get_encode(this)); | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1054 CodeSection* consts_section = __ code()->consts(); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1055 int consts_size = consts_section->align_at_start(consts_section->size()); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1056 assert(constant_table.size() == consts_size, err_msg("must be: %d == %d", constant_table.size(), consts_size)); |
| 2008 | 1057 |
| 1058 if (UseRDPCForConstantTableBase) { | |
| 1059 // For the following RDPC logic to work correctly the consts | |
| 1060 // section must be allocated right before the insts section. This | |
| 1061 // assert checks for that. The layout and the SECT_* constants | |
| 1062 // are defined in src/share/vm/asm/codeBuffer.hpp. | |
| 1063 assert(CodeBuffer::SECT_CONSTS + 1 == CodeBuffer::SECT_INSTS, "must be"); | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1064 int insts_offset = __ offset(); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1065 |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1066 // Layout: |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1067 // |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1068 // |----------- consts section ------------|----------- insts section -----------... |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1069 // |------ constant table -----|- padding -|------------------x---- |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1070 // \ current PC (RDPC instruction) |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1071 // |<------------- consts_size ----------->|<- insts_offset ->| |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1072 // \ table base |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1073 // The table base offset is later added to the load displacement |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1074 // so it has to be negative. |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1075 int table_base_offset = -(consts_size + insts_offset); |
| 2008 | 1076 int disp; |
| 1077 | |
| 1078 // If the displacement from the current PC to the constant table | |
| 1079 // base fits into simm13 we set the constant table base to the | |
| 1080 // current PC. | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1081 if (Assembler::is_simm13(table_base_offset)) { |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1082 constant_table.set_table_base_offset(table_base_offset); |
| 2008 | 1083 disp = 0; |
| 1084 } else { | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1085 // Otherwise we set the constant table base offset to the |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1086 // maximum negative displacement of load instructions to keep |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1087 // the disp as small as possible: |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1088 // |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1089 // |<------------- consts_size ----------->|<- insts_offset ->| |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1090 // |<--------- min_simm13 --------->|<-------- disp --------->| |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1091 // \ table base |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1092 table_base_offset = Assembler::min_simm13(); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1093 constant_table.set_table_base_offset(table_base_offset); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1094 disp = (consts_size + insts_offset) + table_base_offset; |
| 2008 | 1095 } |
| 1096 | |
| 1097 __ rdpc(r); | |
| 1098 | |
| 1099 if (disp != 0) { | |
| 1100 assert(r != O7, "need temporary"); | |
| 1101 __ sub(r, __ ensure_simm13_or_reg(disp, O7), r); | |
| 1102 } | |
| 1103 } | |
| 1104 else { | |
| 1105 // Materialize the constant table base. | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1106 address baseaddr = consts_section->start() + -(constant_table.table_base_offset()); |
| 2008 | 1107 RelocationHolder rspec = internal_word_Relocation::spec(baseaddr); |
| 1108 AddressLiteral base(baseaddr, rspec); | |
| 1109 __ set(base, r); | |
| 1110 } | |
| 1111 } | |
| 1112 | |
| 1113 uint MachConstantBaseNode::size(PhaseRegAlloc*) const { | |
| 1114 if (UseRDPCForConstantTableBase) { | |
| 1115 // This is really the worst case but generally it's only 1 instruction. | |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
1116 return (1 /*rdpc*/ + 1 /*sub*/ + MacroAssembler::worst_case_insts_for_set()) * BytesPerInstWord; |
| 2008 | 1117 } else { |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
1118 return MacroAssembler::worst_case_insts_for_set() * BytesPerInstWord; |
| 2008 | 1119 } |
| 1120 } | |
| 1121 | |
| 1122 #ifndef PRODUCT | |
| 1123 void MachConstantBaseNode::format(PhaseRegAlloc* ra_, outputStream* st) const { | |
| 1124 char reg[128]; | |
| 1125 ra_->dump_register(this, reg); | |
| 1126 if (UseRDPCForConstantTableBase) { | |
| 1127 st->print("RDPC %s\t! constant table base", reg); | |
| 1128 } else { | |
| 1129 st->print("SET &constanttable,%s\t! constant table base", reg); | |
| 1130 } | |
| 1131 } | |
| 1132 #endif | |
| 1133 | |
| 1134 | |
| 1135 //============================================================================= | |
| 0 | 1136 |
| 1137 #ifndef PRODUCT | |
| 1138 void MachPrologNode::format( PhaseRegAlloc *ra_, outputStream *st ) const { | |
| 1139 Compile* C = ra_->C; | |
| 1140 | |
| 1141 for (int i = 0; i < OptoPrologueNops; i++) { | |
| 1142 st->print_cr("NOP"); st->print("\t"); | |
| 1143 } | |
| 1144 | |
| 1145 if( VerifyThread ) { | |
| 1146 st->print_cr("Verify_Thread"); st->print("\t"); | |
| 1147 } | |
| 1148 | |
| 1149 size_t framesize = C->frame_slots() << LogBytesPerInt; | |
| 1150 | |
| 1151 // Calls to C2R adapters often do not accept exceptional returns. | |
| 1152 // We require that their callers must bang for them. But be careful, because | |
| 1153 // some VM calls (such as call site linkage) can use several kilobytes of | |
| 1154 // stack. But the stack safety zone should account for that. | |
| 1155 // See bugs 4446381, 4468289, 4497237. | |
| 1156 if (C->need_stack_bang(framesize)) { | |
| 1157 st->print_cr("! stack bang"); st->print("\t"); | |
| 1158 } | |
| 1159 | |
| 1160 if (Assembler::is_simm13(-framesize)) { | |
| 1161 st->print ("SAVE R_SP,-%d,R_SP",framesize); | |
| 1162 } else { | |
| 1163 st->print_cr("SETHI R_SP,hi%%(-%d),R_G3",framesize); st->print("\t"); | |
| 1164 st->print_cr("ADD R_G3,lo%%(-%d),R_G3",framesize); st->print("\t"); | |
| 1165 st->print ("SAVE R_SP,R_G3,R_SP"); | |
| 1166 } | |
| 1167 | |
| 1168 } | |
| 1169 #endif | |
| 1170 | |
| 1171 void MachPrologNode::emit(CodeBuffer &cbuf, PhaseRegAlloc *ra_) const { | |
| 1172 Compile* C = ra_->C; | |
| 1173 MacroAssembler _masm(&cbuf); | |
| 1174 | |
| 1175 for (int i = 0; i < OptoPrologueNops; i++) { | |
| 1176 __ nop(); | |
| 1177 } | |
| 1178 | |
| 1179 __ verify_thread(); | |
| 1180 | |
| 1181 size_t framesize = C->frame_slots() << LogBytesPerInt; | |
| 1182 assert(framesize >= 16*wordSize, "must have room for reg. save area"); | |
| 1183 assert(framesize%(2*wordSize) == 0, "must preserve 2*wordSize alignment"); | |
| 1184 | |
| 1185 // Calls to C2R adapters often do not accept exceptional returns. | |
| 1186 // We require that their callers must bang for them. But be careful, because | |
| 1187 // some VM calls (such as call site linkage) can use several kilobytes of | |
| 1188 // stack. But the stack safety zone should account for that. | |
| 1189 // See bugs 4446381, 4468289, 4497237. | |
| 1190 if (C->need_stack_bang(framesize)) { | |
| 1191 __ generate_stack_overflow_check(framesize); | |
| 1192 } | |
| 1193 | |
| 1194 if (Assembler::is_simm13(-framesize)) { | |
| 1195 __ save(SP, -framesize, SP); | |
| 1196 } else { | |
| 1197 __ sethi(-framesize & ~0x3ff, G3); | |
| 1198 __ add(G3, -framesize & 0x3ff, G3); | |
| 1199 __ save(SP, G3, SP); | |
| 1200 } | |
| 1201 C->set_frame_complete( __ offset() ); | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1202 |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1203 if (!UseRDPCForConstantTableBase && C->has_mach_constant_base_node()) { |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1204 // NOTE: We set the table base offset here because users might be |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1205 // emitted before MachConstantBaseNode. |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1206 Compile::ConstantTable& constant_table = C->constant_table(); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1207 constant_table.set_table_base_offset(constant_table.calculate_table_base_offset()); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1208 } |
| 0 | 1209 } |
| 1210 | |
| 1211 uint MachPrologNode::size(PhaseRegAlloc *ra_) const { | |
| 1212 return MachNode::size(ra_); | |
| 1213 } | |
| 1214 | |
| 1215 int MachPrologNode::reloc() const { | |
| 1216 return 10; // a large enough number | |
| 1217 } | |
| 1218 | |
| 1219 //============================================================================= | |
| 1220 #ifndef PRODUCT | |
| 1221 void MachEpilogNode::format( PhaseRegAlloc *ra_, outputStream *st ) const { | |
| 1222 Compile* C = ra_->C; | |
| 1223 | |
| 1224 if( do_polling() && ra_->C->is_method_compilation() ) { | |
| 1225 st->print("SETHI #PollAddr,L0\t! Load Polling address\n\t"); | |
| 1226 #ifdef _LP64 | |
| 1227 st->print("LDX [L0],G0\t!Poll for Safepointing\n\t"); | |
| 1228 #else | |
| 1229 st->print("LDUW [L0],G0\t!Poll for Safepointing\n\t"); | |
| 1230 #endif | |
| 1231 } | |
| 1232 | |
| 1233 if( do_polling() ) | |
| 1234 st->print("RET\n\t"); | |
| 1235 | |
| 1236 st->print("RESTORE"); | |
| 1237 } | |
| 1238 #endif | |
| 1239 | |
| 1240 void MachEpilogNode::emit(CodeBuffer &cbuf, PhaseRegAlloc *ra_) const { | |
| 1241 MacroAssembler _masm(&cbuf); | |
| 1242 Compile* C = ra_->C; | |
| 1243 | |
| 1244 __ verify_thread(); | |
| 1245 | |
| 1246 // If this does safepoint polling, then do it here | |
| 1247 if( do_polling() && ra_->C->is_method_compilation() ) { | |
| 727 | 1248 AddressLiteral polling_page(os::get_polling_page()); |
| 1249 __ sethi(polling_page, L0); | |
| 0 | 1250 __ relocate(relocInfo::poll_return_type); |
| 1251 __ ld_ptr( L0, 0, G0 ); | |
| 1252 } | |
| 1253 | |
| 1254 // If this is a return, then stuff the restore in the delay slot | |
| 1255 if( do_polling() ) { | |
| 1256 __ ret(); | |
| 1257 __ delayed()->restore(); | |
| 1258 } else { | |
| 1259 __ restore(); | |
| 1260 } | |
| 1261 } | |
| 1262 | |
| 1263 uint MachEpilogNode::size(PhaseRegAlloc *ra_) const { | |
| 1264 return MachNode::size(ra_); | |
| 1265 } | |
| 1266 | |
| 1267 int MachEpilogNode::reloc() const { | |
| 1268 return 16; // a large enough number | |
| 1269 } | |
| 1270 | |
| 1271 const Pipeline * MachEpilogNode::pipeline() const { | |
| 1272 return MachNode::pipeline_class(); | |
| 1273 } | |
| 1274 | |
| 1275 int MachEpilogNode::safepoint_offset() const { | |
| 1276 assert( do_polling(), "no return for this epilog node"); | |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
1277 return MacroAssembler::insts_for_sethi(os::get_polling_page()) * BytesPerInstWord; |
| 0 | 1278 } |
| 1279 | |
| 1280 //============================================================================= | |
| 1281 | |
| 1282 // Figure out which register class each belongs in: rc_int, rc_float, rc_stack | |
| 1283 enum RC { rc_bad, rc_int, rc_float, rc_stack }; | |
| 1284 static enum RC rc_class( OptoReg::Name reg ) { | |
| 1285 if( !OptoReg::is_valid(reg) ) return rc_bad; | |
| 1286 if (OptoReg::is_stack(reg)) return rc_stack; | |
| 1287 VMReg r = OptoReg::as_VMReg(reg); | |
| 1288 if (r->is_Register()) return rc_int; | |
| 1289 assert(r->is_FloatRegister(), "must be"); | |
| 1290 return rc_float; | |
| 1291 } | |
| 1292 | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1293 static int impl_helper(const MachNode* mach, CodeBuffer* cbuf, PhaseRegAlloc* ra, bool do_size, bool is_load, int offset, int reg, int opcode, const char *op_str, int size, outputStream* st ) { |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1294 if (cbuf) { |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1295 emit_form3_mem_reg(*cbuf, ra, mach, opcode, -1, R_SP_enc, offset, 0, Matcher::_regEncode[reg]); |
| 0 | 1296 } |
| 1297 #ifndef PRODUCT | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1298 else if (!do_size) { |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1299 if (size != 0) st->print("\n\t"); |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1300 if (is_load) st->print("%s [R_SP + #%d],R_%s\t! spill",op_str,offset,OptoReg::regname(reg)); |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
1301 else st->print("%s R_%s,[R_SP + #%d]\t! spill",op_str,OptoReg::regname(reg),offset); |
| 0 | 1302 } |
| 1303 #endif | |
| 1304 return size+4; | |
| 1305 } | |
| 1306 | |
| 1307 static int impl_mov_helper( CodeBuffer *cbuf, bool do_size, int src, int dst, int op1, int op2, const char *op_str, int size, outputStream* st ) { | |
| 1308 if( cbuf ) emit3( *cbuf, Assembler::arith_op, Matcher::_regEncode[dst], op1, 0, op2, Matcher::_regEncode[src] ); | |
| 1309 #ifndef PRODUCT | |
| 1310 else if( !do_size ) { | |
| 1311 if( size != 0 ) st->print("\n\t"); | |
| 1312 st->print("%s R_%s,R_%s\t! spill",op_str,OptoReg::regname(src),OptoReg::regname(dst)); | |
| 1313 } | |
| 1314 #endif | |
| 1315 return size+4; | |
| 1316 } | |
| 1317 | |
| 1318 uint MachSpillCopyNode::implementation( CodeBuffer *cbuf, | |
| 1319 PhaseRegAlloc *ra_, | |
| 1320 bool do_size, | |
| 1321 outputStream* st ) const { | |
| 1322 // Get registers to move | |
| 1323 OptoReg::Name src_second = ra_->get_reg_second(in(1)); | |
| 1324 OptoReg::Name src_first = ra_->get_reg_first(in(1)); | |
| 1325 OptoReg::Name dst_second = ra_->get_reg_second(this ); | |
| 1326 OptoReg::Name dst_first = ra_->get_reg_first(this ); | |
| 1327 | |
| 1328 enum RC src_second_rc = rc_class(src_second); | |
| 1329 enum RC src_first_rc = rc_class(src_first); | |
| 1330 enum RC dst_second_rc = rc_class(dst_second); | |
| 1331 enum RC dst_first_rc = rc_class(dst_first); | |
| 1332 | |
| 1333 assert( OptoReg::is_valid(src_first) && OptoReg::is_valid(dst_first), "must move at least 1 register" ); | |
| 1334 | |
| 1335 // Generate spill code! | |
| 1336 int size = 0; | |
| 1337 | |
| 1338 if( src_first == dst_first && src_second == dst_second ) | |
| 1339 return size; // Self copy, no move | |
| 1340 | |
| 1341 // -------------------------------------- | |
| 1342 // Check for mem-mem move. Load into unused float registers and fall into | |
| 1343 // the float-store case. | |
| 1344 if( src_first_rc == rc_stack && dst_first_rc == rc_stack ) { | |
| 1345 int offset = ra_->reg2offset(src_first); | |
| 1346 // Further check for aligned-adjacent pair, so we can use a double load | |
| 1347 if( (src_first&1)==0 && src_first+1 == src_second ) { | |
| 1348 src_second = OptoReg::Name(R_F31_num); | |
| 1349 src_second_rc = rc_float; | |
| 1350 size = impl_helper(this,cbuf,ra_,do_size,true,offset,R_F30_num,Assembler::lddf_op3,"LDDF",size, st); | |
| 1351 } else { | |
| 1352 size = impl_helper(this,cbuf,ra_,do_size,true,offset,R_F30_num,Assembler::ldf_op3 ,"LDF ",size, st); | |
| 1353 } | |
| 1354 src_first = OptoReg::Name(R_F30_num); | |
| 1355 src_first_rc = rc_float; | |
| 1356 } | |
| 1357 | |
| 1358 if( src_second_rc == rc_stack && dst_second_rc == rc_stack ) { | |
| 1359 int offset = ra_->reg2offset(src_second); | |
| 1360 size = impl_helper(this,cbuf,ra_,do_size,true,offset,R_F31_num,Assembler::ldf_op3,"LDF ",size, st); | |
| 1361 src_second = OptoReg::Name(R_F31_num); | |
| 1362 src_second_rc = rc_float; | |
| 1363 } | |
| 1364 | |
| 1365 // -------------------------------------- | |
| 1366 // Check for float->int copy; requires a trip through memory | |
| 3804 | 1367 if (src_first_rc == rc_float && dst_first_rc == rc_int && UseVIS < 3) { |
| 0 | 1368 int offset = frame::register_save_words*wordSize; |
| 3804 | 1369 if (cbuf) { |
| 0 | 1370 emit3_simm13( *cbuf, Assembler::arith_op, R_SP_enc, Assembler::sub_op3, R_SP_enc, 16 ); |
| 1371 impl_helper(this,cbuf,ra_,do_size,false,offset,src_first,Assembler::stf_op3 ,"STF ",size, st); | |
| 1372 impl_helper(this,cbuf,ra_,do_size,true ,offset,dst_first,Assembler::lduw_op3,"LDUW",size, st); | |
| 1373 emit3_simm13( *cbuf, Assembler::arith_op, R_SP_enc, Assembler::add_op3, R_SP_enc, 16 ); | |
| 1374 } | |
| 1375 #ifndef PRODUCT | |
| 3804 | 1376 else if (!do_size) { |
| 1377 if (size != 0) st->print("\n\t"); | |
| 0 | 1378 st->print( "SUB R_SP,16,R_SP\n"); |
| 1379 impl_helper(this,cbuf,ra_,do_size,false,offset,src_first,Assembler::stf_op3 ,"STF ",size, st); | |
| 1380 impl_helper(this,cbuf,ra_,do_size,true ,offset,dst_first,Assembler::lduw_op3,"LDUW",size, st); | |
| 1381 st->print("\tADD R_SP,16,R_SP\n"); | |
| 1382 } | |
| 1383 #endif | |
| 1384 size += 16; | |
| 1385 } | |
| 1386 | |
| 3804 | 1387 // Check for float->int copy on T4 |
| 1388 if (src_first_rc == rc_float && dst_first_rc == rc_int && UseVIS >= 3) { | |
| 1389 // Further check for aligned-adjacent pair, so we can use a double move | |
| 1390 if ((src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second) | |
| 1391 return impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::mftoi_op3,Assembler::mdtox_opf,"MOVDTOX",size, st); | |
| 1392 size = impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::mftoi_op3,Assembler::mstouw_opf,"MOVSTOUW",size, st); | |
| 1393 } | |
| 1394 // Check for int->float copy on T4 | |
| 1395 if (src_first_rc == rc_int && dst_first_rc == rc_float && UseVIS >= 3) { | |
| 1396 // Further check for aligned-adjacent pair, so we can use a double move | |
| 1397 if ((src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second) | |
| 1398 return impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::mftoi_op3,Assembler::mxtod_opf,"MOVXTOD",size, st); | |
| 1399 size = impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::mftoi_op3,Assembler::mwtos_opf,"MOVWTOS",size, st); | |
| 1400 } | |
| 1401 | |
| 0 | 1402 // -------------------------------------- |
| 1403 // In the 32-bit 1-reg-longs build ONLY, I see mis-aligned long destinations. | |
| 1404 // In such cases, I have to do the big-endian swap. For aligned targets, the | |
| 1405 // hardware does the flop for me. Doubles are always aligned, so no problem | |
| 1406 // there. Misaligned sources only come from native-long-returns (handled | |
| 1407 // special below). | |
| 1408 #ifndef _LP64 | |
| 1409 if( src_first_rc == rc_int && // source is already big-endian | |
| 1410 src_second_rc != rc_bad && // 64-bit move | |
| 1411 ((dst_first&1)!=0 || dst_second != dst_first+1) ) { // misaligned dst | |
| 1412 assert( (src_first&1)==0 && src_second == src_first+1, "source must be aligned" ); | |
| 1413 // Do the big-endian flop. | |
| 1414 OptoReg::Name tmp = dst_first ; dst_first = dst_second ; dst_second = tmp ; | |
| 1415 enum RC tmp_rc = dst_first_rc; dst_first_rc = dst_second_rc; dst_second_rc = tmp_rc; | |
| 1416 } | |
| 1417 #endif | |
| 1418 | |
| 1419 // -------------------------------------- | |
| 1420 // Check for integer reg-reg copy | |
| 1421 if( src_first_rc == rc_int && dst_first_rc == rc_int ) { | |
| 1422 #ifndef _LP64 | |
| 1423 if( src_first == R_O0_num && src_second == R_O1_num ) { // Check for the evil O0/O1 native long-return case | |
| 1424 // Note: The _first and _second suffixes refer to the addresses of the the 2 halves of the 64-bit value | |
| 1425 // as stored in memory. On a big-endian machine like SPARC, this means that the _second | |
| 1426 // operand contains the least significant word of the 64-bit value and vice versa. | |
| 1427 OptoReg::Name tmp = OptoReg::Name(R_O7_num); | |
| 1428 assert( (dst_first&1)==0 && dst_second == dst_first+1, "return a native O0/O1 long to an aligned-adjacent 64-bit reg" ); | |
| 1429 // Shift O0 left in-place, zero-extend O1, then OR them into the dst | |
| 1430 if( cbuf ) { | |
| 1431 emit3_simm13( *cbuf, Assembler::arith_op, Matcher::_regEncode[tmp], Assembler::sllx_op3, Matcher::_regEncode[src_first], 0x1020 ); | |
| 1432 emit3_simm13( *cbuf, Assembler::arith_op, Matcher::_regEncode[src_second], Assembler::srl_op3, Matcher::_regEncode[src_second], 0x0000 ); | |
| 1433 emit3 ( *cbuf, Assembler::arith_op, Matcher::_regEncode[dst_first], Assembler:: or_op3, Matcher::_regEncode[tmp], 0, Matcher::_regEncode[src_second] ); | |
| 1434 #ifndef PRODUCT | |
| 1435 } else if( !do_size ) { | |
| 1436 if( size != 0 ) st->print("\n\t"); | |
| 1437 st->print("SLLX R_%s,32,R_%s\t! Move O0-first to O7-high\n\t", OptoReg::regname(src_first), OptoReg::regname(tmp)); | |
| 1438 st->print("SRL R_%s, 0,R_%s\t! Zero-extend O1\n\t", OptoReg::regname(src_second), OptoReg::regname(src_second)); | |
| 1439 st->print("OR R_%s,R_%s,R_%s\t! spill",OptoReg::regname(tmp), OptoReg::regname(src_second), OptoReg::regname(dst_first)); | |
| 1440 #endif | |
| 1441 } | |
| 1442 return size+12; | |
| 1443 } | |
| 1444 else if( dst_first == R_I0_num && dst_second == R_I1_num ) { | |
| 1445 // returning a long value in I0/I1 | |
| 1446 // a SpillCopy must be able to target a return instruction's reg_class | |
| 1447 // Note: The _first and _second suffixes refer to the addresses of the the 2 halves of the 64-bit value | |
| 1448 // as stored in memory. On a big-endian machine like SPARC, this means that the _second | |
| 1449 // operand contains the least significant word of the 64-bit value and vice versa. | |
| 1450 OptoReg::Name tdest = dst_first; | |
| 1451 | |
| 1452 if (src_first == dst_first) { | |
| 1453 tdest = OptoReg::Name(R_O7_num); | |
| 1454 size += 4; | |
| 1455 } | |
| 1456 | |
| 1457 if( cbuf ) { | |
| 1458 assert( (src_first&1) == 0 && (src_first+1) == src_second, "return value was in an aligned-adjacent 64-bit reg"); | |
| 1459 // Shift value in upper 32-bits of src to lower 32-bits of I0; move lower 32-bits to I1 | |
| 1460 // ShrL_reg_imm6 | |
| 1461 emit3_simm13( *cbuf, Assembler::arith_op, Matcher::_regEncode[tdest], Assembler::srlx_op3, Matcher::_regEncode[src_second], 32 | 0x1000 ); | |
| 1462 // ShrR_reg_imm6 src, 0, dst | |
| 1463 emit3_simm13( *cbuf, Assembler::arith_op, Matcher::_regEncode[dst_second], Assembler::srl_op3, Matcher::_regEncode[src_first], 0x0000 ); | |
| 1464 if (tdest != dst_first) { | |
| 1465 emit3 ( *cbuf, Assembler::arith_op, Matcher::_regEncode[dst_first], Assembler::or_op3, 0/*G0*/, 0/*op2*/, Matcher::_regEncode[tdest] ); | |
| 1466 } | |
| 1467 } | |
| 1468 #ifndef PRODUCT | |
| 1469 else if( !do_size ) { | |
| 1470 if( size != 0 ) st->print("\n\t"); // %%%%% !!!!! | |
| 1471 st->print("SRLX R_%s,32,R_%s\t! Extract MSW\n\t",OptoReg::regname(src_second),OptoReg::regname(tdest)); | |
| 1472 st->print("SRL R_%s, 0,R_%s\t! Extract LSW\n\t",OptoReg::regname(src_first),OptoReg::regname(dst_second)); | |
| 1473 if (tdest != dst_first) { | |
| 1474 st->print("MOV R_%s,R_%s\t! spill\n\t", OptoReg::regname(tdest), OptoReg::regname(dst_first)); | |
| 1475 } | |
| 1476 } | |
| 1477 #endif // PRODUCT | |
| 1478 return size+8; | |
| 1479 } | |
| 1480 #endif // !_LP64 | |
| 1481 // Else normal reg-reg copy | |
| 1482 assert( src_second != dst_first, "smashed second before evacuating it" ); | |
| 1483 size = impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::or_op3,0,"MOV ",size, st); | |
| 1484 assert( (src_first&1) == 0 && (dst_first&1) == 0, "never move second-halves of int registers" ); | |
| 1485 // This moves an aligned adjacent pair. | |
| 1486 // See if we are done. | |
| 1487 if( src_first+1 == src_second && dst_first+1 == dst_second ) | |
| 1488 return size; | |
| 1489 } | |
| 1490 | |
| 1491 // Check for integer store | |
| 1492 if( src_first_rc == rc_int && dst_first_rc == rc_stack ) { | |
| 1493 int offset = ra_->reg2offset(dst_first); | |
| 1494 // Further check for aligned-adjacent pair, so we can use a double store | |
| 1495 if( (src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second ) | |
| 1496 return impl_helper(this,cbuf,ra_,do_size,false,offset,src_first,Assembler::stx_op3,"STX ",size, st); | |
| 1497 size = impl_helper(this,cbuf,ra_,do_size,false,offset,src_first,Assembler::stw_op3,"STW ",size, st); | |
| 1498 } | |
| 1499 | |
| 1500 // Check for integer load | |
| 1501 if( dst_first_rc == rc_int && src_first_rc == rc_stack ) { | |
| 1502 int offset = ra_->reg2offset(src_first); | |
| 1503 // Further check for aligned-adjacent pair, so we can use a double load | |
| 1504 if( (src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second ) | |
| 1505 return impl_helper(this,cbuf,ra_,do_size,true,offset,dst_first,Assembler::ldx_op3 ,"LDX ",size, st); | |
| 1506 size = impl_helper(this,cbuf,ra_,do_size,true,offset,dst_first,Assembler::lduw_op3,"LDUW",size, st); | |
| 1507 } | |
| 1508 | |
| 1509 // Check for float reg-reg copy | |
| 1510 if( src_first_rc == rc_float && dst_first_rc == rc_float ) { | |
| 1511 // Further check for aligned-adjacent pair, so we can use a double move | |
| 1512 if( (src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second ) | |
| 1513 return impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::fpop1_op3,Assembler::fmovd_opf,"FMOVD",size, st); | |
| 1514 size = impl_mov_helper(cbuf,do_size,src_first,dst_first,Assembler::fpop1_op3,Assembler::fmovs_opf,"FMOVS",size, st); | |
| 1515 } | |
| 1516 | |
| 1517 // Check for float store | |
| 1518 if( src_first_rc == rc_float && dst_first_rc == rc_stack ) { | |
| 1519 int offset = ra_->reg2offset(dst_first); | |
| 1520 // Further check for aligned-adjacent pair, so we can use a double store | |
| 1521 if( (src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second ) | |
| 1522 return impl_helper(this,cbuf,ra_,do_size,false,offset,src_first,Assembler::stdf_op3,"STDF",size, st); | |
| 1523 size = impl_helper(this,cbuf,ra_,do_size,false,offset,src_first,Assembler::stf_op3 ,"STF ",size, st); | |
| 1524 } | |
| 1525 | |
| 1526 // Check for float load | |
| 1527 if( dst_first_rc == rc_float && src_first_rc == rc_stack ) { | |
| 1528 int offset = ra_->reg2offset(src_first); | |
| 1529 // Further check for aligned-adjacent pair, so we can use a double load | |
| 1530 if( (src_first&1)==0 && src_first+1 == src_second && (dst_first&1)==0 && dst_first+1 == dst_second ) | |
| 1531 return impl_helper(this,cbuf,ra_,do_size,true,offset,dst_first,Assembler::lddf_op3,"LDDF",size, st); | |
| 1532 size = impl_helper(this,cbuf,ra_,do_size,true,offset,dst_first,Assembler::ldf_op3 ,"LDF ",size, st); | |
| 1533 } | |
| 1534 | |
| 1535 // -------------------------------------------------------------------- | |
| 1536 // Check for hi bits still needing moving. Only happens for misaligned | |
| 1537 // arguments to native calls. | |
| 1538 if( src_second == dst_second ) | |
| 1539 return size; // Self copy; no move | |
| 1540 assert( src_second_rc != rc_bad && dst_second_rc != rc_bad, "src_second & dst_second cannot be Bad" ); | |
| 1541 | |
| 1542 #ifndef _LP64 | |
| 1543 // In the LP64 build, all registers can be moved as aligned/adjacent | |
| 605 | 1544 // pairs, so there's never any need to move the high bits separately. |
| 0 | 1545 // The 32-bit builds have to deal with the 32-bit ABI which can force |
| 1546 // all sorts of silly alignment problems. | |
| 1547 | |
| 1548 // Check for integer reg-reg copy. Hi bits are stuck up in the top | |
| 1549 // 32-bits of a 64-bit register, but are needed in low bits of another | |
| 1550 // register (else it's a hi-bits-to-hi-bits copy which should have | |
| 1551 // happened already as part of a 64-bit move) | |
| 1552 if( src_second_rc == rc_int && dst_second_rc == rc_int ) { | |
| 1553 assert( (src_second&1)==1, "its the evil O0/O1 native return case" ); | |
| 1554 assert( (dst_second&1)==0, "should have moved with 1 64-bit move" ); | |
| 1555 // Shift src_second down to dst_second's low bits. | |
| 1556 if( cbuf ) { | |
| 1557 emit3_simm13( *cbuf, Assembler::arith_op, Matcher::_regEncode[dst_second], Assembler::srlx_op3, Matcher::_regEncode[src_second-1], 0x1020 ); | |
| 1558 #ifndef PRODUCT | |
| 1559 } else if( !do_size ) { | |
| 1560 if( size != 0 ) st->print("\n\t"); | |
| 1561 st->print("SRLX R_%s,32,R_%s\t! spill: Move high bits down low",OptoReg::regname(src_second-1),OptoReg::regname(dst_second)); | |
| 1562 #endif | |
| 1563 } | |
| 1564 return size+4; | |
| 1565 } | |
| 1566 | |
| 1567 // Check for high word integer store. Must down-shift the hi bits | |
| 1568 // into a temp register, then fall into the case of storing int bits. | |
| 1569 if( src_second_rc == rc_int && dst_second_rc == rc_stack && (src_second&1)==1 ) { | |
| 1570 // Shift src_second down to dst_second's low bits. | |
| 1571 if( cbuf ) { | |
| 1572 emit3_simm13( *cbuf, Assembler::arith_op, Matcher::_regEncode[R_O7_num], Assembler::srlx_op3, Matcher::_regEncode[src_second-1], 0x1020 ); | |
| 1573 #ifndef PRODUCT | |
| 1574 } else if( !do_size ) { | |
| 1575 if( size != 0 ) st->print("\n\t"); | |
| 1576 st->print("SRLX R_%s,32,R_%s\t! spill: Move high bits down low",OptoReg::regname(src_second-1),OptoReg::regname(R_O7_num)); | |
| 1577 #endif | |
| 1578 } | |
| 1579 size+=4; | |
| 1580 src_second = OptoReg::Name(R_O7_num); // Not R_O7H_num! | |
| 1581 } | |
| 1582 | |
| 1583 // Check for high word integer load | |
| 1584 if( dst_second_rc == rc_int && src_second_rc == rc_stack ) | |
| 1585 return impl_helper(this,cbuf,ra_,do_size,true ,ra_->reg2offset(src_second),dst_second,Assembler::lduw_op3,"LDUW",size, st); | |
| 1586 | |
| 1587 // Check for high word integer store | |
| 1588 if( src_second_rc == rc_int && dst_second_rc == rc_stack ) | |
| 1589 return impl_helper(this,cbuf,ra_,do_size,false,ra_->reg2offset(dst_second),src_second,Assembler::stw_op3 ,"STW ",size, st); | |
| 1590 | |
| 1591 // Check for high word float store | |
| 1592 if( src_second_rc == rc_float && dst_second_rc == rc_stack ) | |
| 1593 return impl_helper(this,cbuf,ra_,do_size,false,ra_->reg2offset(dst_second),src_second,Assembler::stf_op3 ,"STF ",size, st); | |
| 1594 | |
| 1595 #endif // !_LP64 | |
| 1596 | |
| 1597 Unimplemented(); | |
| 1598 } | |
| 1599 | |
| 1600 #ifndef PRODUCT | |
| 1601 void MachSpillCopyNode::format( PhaseRegAlloc *ra_, outputStream *st ) const { | |
| 1602 implementation( NULL, ra_, false, st ); | |
| 1603 } | |
| 1604 #endif | |
| 1605 | |
| 1606 void MachSpillCopyNode::emit(CodeBuffer &cbuf, PhaseRegAlloc *ra_) const { | |
| 1607 implementation( &cbuf, ra_, false, NULL ); | |
| 1608 } | |
| 1609 | |
| 1610 uint MachSpillCopyNode::size(PhaseRegAlloc *ra_) const { | |
| 1611 return implementation( NULL, ra_, true, NULL ); | |
| 1612 } | |
| 1613 | |
| 1614 //============================================================================= | |
| 1615 #ifndef PRODUCT | |
| 1616 void MachNopNode::format( PhaseRegAlloc *, outputStream *st ) const { | |
| 1617 st->print("NOP \t# %d bytes pad for loops and calls", 4 * _count); | |
| 1618 } | |
| 1619 #endif | |
| 1620 | |
| 1621 void MachNopNode::emit(CodeBuffer &cbuf, PhaseRegAlloc * ) const { | |
| 1622 MacroAssembler _masm(&cbuf); | |
| 1623 for(int i = 0; i < _count; i += 1) { | |
| 1624 __ nop(); | |
| 1625 } | |
| 1626 } | |
| 1627 | |
| 1628 uint MachNopNode::size(PhaseRegAlloc *ra_) const { | |
| 1629 return 4 * _count; | |
| 1630 } | |
| 1631 | |
| 1632 | |
| 1633 //============================================================================= | |
| 1634 #ifndef PRODUCT | |
| 1635 void BoxLockNode::format( PhaseRegAlloc *ra_, outputStream *st ) const { | |
| 1636 int offset = ra_->reg2offset(in_RegMask(0).find_first_elem()); | |
| 1637 int reg = ra_->get_reg_first(this); | |
| 1638 st->print("LEA [R_SP+#%d+BIAS],%s",offset,Matcher::regName[reg]); | |
| 1639 } | |
| 1640 #endif | |
| 1641 | |
| 1642 void BoxLockNode::emit(CodeBuffer &cbuf, PhaseRegAlloc *ra_) const { | |
| 1643 MacroAssembler _masm(&cbuf); | |
| 1644 int offset = ra_->reg2offset(in_RegMask(0).find_first_elem()) + STACK_BIAS; | |
| 1645 int reg = ra_->get_encode(this); | |
| 1646 | |
| 1647 if (Assembler::is_simm13(offset)) { | |
| 1648 __ add(SP, offset, reg_to_register_object(reg)); | |
| 1649 } else { | |
| 1650 __ set(offset, O7); | |
| 1651 __ add(SP, O7, reg_to_register_object(reg)); | |
| 1652 } | |
| 1653 } | |
| 1654 | |
| 1655 uint BoxLockNode::size(PhaseRegAlloc *ra_) const { | |
| 1656 // BoxLockNode is not a MachNode, so we can't just call MachNode::size(ra_) | |
| 1657 assert(ra_ == ra_->C->regalloc(), "sanity"); | |
| 1658 return ra_->C->scratch_emit_size(this); | |
| 1659 } | |
| 1660 | |
| 1661 //============================================================================= | |
| 1662 #ifndef PRODUCT | |
| 1663 void MachUEPNode::format( PhaseRegAlloc *ra_, outputStream *st ) const { | |
| 1664 st->print_cr("\nUEP:"); | |
| 1665 #ifdef _LP64 | |
|
12226
7944aba7ba41
8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents:
12056
diff
changeset
|
1666 if (UseCompressedClassPointers) { |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
1667 assert(Universe::heap() != NULL, "java heap should be initialized"); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1668 st->print_cr("\tLDUW [R_O0 + oopDesc::klass_offset_in_bytes],R_G5\t! Inline cache check - compressed klass"); |
|
13000
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1669 if (Universe::narrow_klass_base() != 0) { |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1670 st->print_cr("\tSET Universe::narrow_klass_base,R_G6_heap_base"); |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1671 if (Universe::narrow_klass_shift() != 0) { |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1672 st->print_cr("\tSLL R_G5,Universe::narrow_klass_shift,R_G5"); |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1673 } |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1674 st->print_cr("\tADD R_G5,R_G6_heap_base,R_G5"); |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1675 st->print_cr("\tSET Universe::narrow_ptrs_base,R_G6_heap_base"); |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1676 } else { |
|
209aa13ab8c0
8024927: Nashorn performance regression with CompressedOops
coleenp
parents:
12323
diff
changeset
|
1677 st->print_cr("\tSLL R_G5,Universe::narrow_klass_shift,R_G5"); |
|
12056
740e263c80c6
8003424: Enable Class Data Sharing for CompressedOops
hseigel
parents:
10997
diff
changeset
|
1678 } |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1679 } else { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1680 st->print_cr("\tLDX [R_O0 + oopDesc::klass_offset_in_bytes],R_G5\t! Inline cache check"); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1681 } |
| 0 | 1682 st->print_cr("\tCMP R_G5,R_G3" ); |
| 1683 st->print ("\tTne xcc,R_G0+ST_RESERVED_FOR_USER_0+2"); | |
| 1684 #else // _LP64 | |
| 1685 st->print_cr("\tLDUW [R_O0 + oopDesc::klass_offset_in_bytes],R_G5\t! Inline cache check"); | |
| 1686 st->print_cr("\tCMP R_G5,R_G3" ); | |
| 1687 st->print ("\tTne icc,R_G0+ST_RESERVED_FOR_USER_0+2"); | |
| 1688 #endif // _LP64 | |
| 1689 } | |
| 1690 #endif | |
| 1691 | |
| 1692 void MachUEPNode::emit(CodeBuffer &cbuf, PhaseRegAlloc *ra_) const { | |
| 1693 MacroAssembler _masm(&cbuf); | |
| 1694 Register G5_ic_reg = reg_to_register_object(Matcher::inline_cache_reg_encode()); | |
| 1695 Register temp_reg = G3; | |
| 1696 assert( G5_ic_reg != temp_reg, "conflicting registers" ); | |
| 1697 | |
| 605 | 1698 // Load klass from receiver |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1699 __ load_klass(O0, temp_reg); |
| 0 | 1700 // Compare against expected klass |
| 1701 __ cmp(temp_reg, G5_ic_reg); | |
| 1702 // Branch to miss code, checks xcc or icc depending | |
| 1703 __ trap(Assembler::notEqual, Assembler::ptr_cc, G0, ST_RESERVED_FOR_USER_0+2); | |
| 1704 } | |
| 1705 | |
| 1706 uint MachUEPNode::size(PhaseRegAlloc *ra_) const { | |
| 1707 return MachNode::size(ra_); | |
| 1708 } | |
| 1709 | |
| 1710 | |
| 1711 //============================================================================= | |
| 1712 | |
| 1713 uint size_exception_handler() { | |
| 1714 if (TraceJumps) { | |
| 1715 return (400); // just a guess | |
| 1716 } | |
| 1717 return ( NativeJump::instruction_size ); // sethi;jmp;nop | |
| 1718 } | |
| 1719 | |
| 1720 uint size_deopt_handler() { | |
| 1721 if (TraceJumps) { | |
| 1722 return (400); // just a guess | |
| 1723 } | |
| 1724 return ( 4+ NativeJump::instruction_size ); // save;sethi;jmp;restore | |
| 1725 } | |
| 1726 | |
| 1727 // Emit exception handler code. | |
| 1728 int emit_exception_handler(CodeBuffer& cbuf) { | |
| 1729 Register temp_reg = G3; | |
| 1748 | 1730 AddressLiteral exception_blob(OptoRuntime::exception_blob()->entry_point()); |
| 0 | 1731 MacroAssembler _masm(&cbuf); |
| 1732 | |
| 1733 address base = | |
| 1734 __ start_a_stub(size_exception_handler()); | |
| 1735 if (base == NULL) return 0; // CodeBuffer::expand failed | |
| 1736 | |
| 1737 int offset = __ offset(); | |
| 1738 | |
| 727 | 1739 __ JUMP(exception_blob, temp_reg, 0); // sethi;jmp |
| 0 | 1740 __ delayed()->nop(); |
| 1741 | |
| 1742 assert(__ offset() - offset <= (int) size_exception_handler(), "overflow"); | |
| 1743 | |
| 1744 __ end_a_stub(); | |
| 1745 | |
| 1746 return offset; | |
| 1747 } | |
| 1748 | |
| 1749 int emit_deopt_handler(CodeBuffer& cbuf) { | |
| 1750 // Can't use any of the current frame's registers as we may have deopted | |
| 1751 // at a poll and everything (including G3) can be live. | |
| 1752 Register temp_reg = L0; | |
| 727 | 1753 AddressLiteral deopt_blob(SharedRuntime::deopt_blob()->unpack()); |
| 0 | 1754 MacroAssembler _masm(&cbuf); |
| 1755 | |
| 1756 address base = | |
| 1757 __ start_a_stub(size_deopt_handler()); | |
| 1758 if (base == NULL) return 0; // CodeBuffer::expand failed | |
| 1759 | |
| 1760 int offset = __ offset(); | |
| 1761 __ save_frame(0); | |
| 727 | 1762 __ JUMP(deopt_blob, temp_reg, 0); // sethi;jmp |
| 0 | 1763 __ delayed()->restore(); |
| 1764 | |
| 1765 assert(__ offset() - offset <= (int) size_deopt_handler(), "overflow"); | |
| 1766 | |
| 1767 __ end_a_stub(); | |
| 1768 return offset; | |
| 1769 | |
| 1770 } | |
| 1771 | |
| 1772 // Given a register encoding, produce a Integer Register object | |
| 1773 static Register reg_to_register_object(int register_encoding) { | |
| 1774 assert(L5->encoding() == R_L5_enc && G1->encoding() == R_G1_enc, "right coding"); | |
| 1775 return as_Register(register_encoding); | |
| 1776 } | |
| 1777 | |
| 1778 // Given a register encoding, produce a single-precision Float Register object | |
| 1779 static FloatRegister reg_to_SingleFloatRegister_object(int register_encoding) { | |
| 1780 assert(F5->encoding(FloatRegisterImpl::S) == R_F5_enc && F12->encoding(FloatRegisterImpl::S) == R_F12_enc, "right coding"); | |
| 1781 return as_SingleFloatRegister(register_encoding); | |
| 1782 } | |
| 1783 | |
| 1784 // Given a register encoding, produce a double-precision Float Register object | |
| 1785 static FloatRegister reg_to_DoubleFloatRegister_object(int register_encoding) { | |
| 1786 assert(F4->encoding(FloatRegisterImpl::D) == R_F4_enc, "right coding"); | |
| 1787 assert(F32->encoding(FloatRegisterImpl::D) == R_D32_enc, "right coding"); | |
| 1788 return as_DoubleFloatRegister(register_encoding); | |
| 1789 } | |
| 1790 | |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1791 const bool Matcher::match_rule_supported(int opcode) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1792 if (!has_match_rule(opcode)) |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1793 return false; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1794 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1795 switch (opcode) { |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1796 case Op_CountLeadingZerosI: |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1797 case Op_CountLeadingZerosL: |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1798 case Op_CountTrailingZerosI: |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1799 case Op_CountTrailingZerosL: |
|
5934
61b82be3b1ff
7152957: VM crashes with assert(false) failed: bad AD file
never
parents:
4777
diff
changeset
|
1800 case Op_PopCountI: |
|
61b82be3b1ff
7152957: VM crashes with assert(false) failed: bad AD file
never
parents:
4777
diff
changeset
|
1801 case Op_PopCountL: |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1802 if (!UsePopCountInstruction) |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1803 return false; |
|
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
1804 case Op_CompareAndSwapL: |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
1805 #ifdef _LP64 |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
1806 case Op_CompareAndSwapP: |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
1807 #endif |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
1808 if (!VM_Version::supports_cx8()) |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
1809 return false; |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1810 break; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1811 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1812 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1813 return true; // Per default match rules are supported. |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1814 } |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
1815 |
| 0 | 1816 int Matcher::regnum_to_fpu_offset(int regnum) { |
| 1817 return regnum - 32; // The FP registers are in the second chunk | |
| 1818 } | |
| 1819 | |
| 1820 #ifdef ASSERT | |
| 1821 address last_rethrow = NULL; // debugging aid for Rethrow encoding | |
| 1822 #endif | |
| 1823 | |
| 1824 // Vector width in bytes | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1825 const int Matcher::vector_width_in_bytes(BasicType bt) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1826 assert(MaxVectorSize == 8, ""); |
| 0 | 1827 return 8; |
| 1828 } | |
| 1829 | |
| 1830 // Vector ideal reg | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1831 const int Matcher::vector_ideal_reg(int size) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1832 assert(MaxVectorSize == 8, ""); |
| 0 | 1833 return Op_RegD; |
| 1834 } | |
| 1835 | |
| 6823 | 1836 const int Matcher::vector_shift_count_ideal_reg(int size) { |
| 1837 fatal("vector shift is not supported"); | |
| 1838 return Node::NotAMachineReg; | |
| 1839 } | |
| 1840 | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1841 // Limits on vector size (number of elements) loaded into vector. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1842 const int Matcher::max_vector_size(const BasicType bt) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1843 assert(is_java_primitive(bt), "only primitive type vectors"); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1844 return vector_width_in_bytes(bt)/type2aelembytes(bt); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1845 } |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1846 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1847 const int Matcher::min_vector_size(const BasicType bt) { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1848 return max_vector_size(bt); // Same as max. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1849 } |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1850 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1851 // SPARC doesn't support misaligned vectors store/load. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1852 const bool Matcher::misaligned_vectors_ok() { |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1853 return false; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1854 } |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
1855 |
| 0 | 1856 // USII supports fxtof through the whole range of number, USIII doesn't |
| 1857 const bool Matcher::convL2FSupported(void) { | |
| 1858 return VM_Version::has_fast_fxtof(); | |
| 1859 } | |
| 1860 | |
| 1861 // Is this branch offset short enough that a short branch can be used? | |
| 1862 // | |
| 1863 // NOTE: If the platform does not provide any short branch variants, then | |
| 1864 // this method should return false for offset 0. | |
| 3851 | 1865 bool Matcher::is_short_branch_offset(int rule, int br_size, int offset) { |
| 1866 // The passed offset is relative to address of the branch. | |
| 1867 // Don't need to adjust the offset. | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
1868 return UseCBCond && Assembler::is_simm12(offset); |
| 0 | 1869 } |
| 1870 | |
| 1871 const bool Matcher::isSimpleConstant64(jlong value) { | |
| 1872 // Will one (StoreL ConL) be cheaper than two (StoreI ConI)?. | |
| 1873 // Depends on optimizations in MacroAssembler::setx. | |
| 1874 int hi = (int)(value >> 32); | |
| 1875 int lo = (int)(value & ~0); | |
| 1876 return (hi == 0) || (hi == -1) || (lo == 0); | |
| 1877 } | |
| 1878 | |
| 1879 // No scaling for the parameter the ClearArray node. | |
| 1880 const bool Matcher::init_array_count_is_in_bytes = true; | |
| 1881 | |
| 1882 // Threshold size for cleararray. | |
| 1883 const int Matcher::init_array_short_size = 8 * BytesPerLong; | |
| 1884 | |
| 4047 | 1885 // No additional cost for CMOVL. |
| 1886 const int Matcher::long_cmove_cost() { return 0; } | |
| 1887 | |
| 1888 // CMOVF/CMOVD are expensive on T4 and on SPARC64. | |
| 1889 const int Matcher::float_cmove_cost() { | |
| 1890 return (VM_Version::is_T4() || VM_Version::is_sparc64()) ? ConditionalMoveLimit : 0; | |
| 1891 } | |
| 1892 | |
|
14428
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1893 // Does the CPU require late expand (see block.cpp for description of late expand)? |
|
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1894 const bool Matcher::require_postalloc_expand = false; |
|
044b28168e20
8003854: PPC64 (part 115): Introduce PostallocExpand that expands nodes after register allocation
goetz
parents:
14422
diff
changeset
|
1895 |
| 0 | 1896 // Should the Matcher clone shifts on addressing modes, expecting them to |
| 1897 // be subsumed into complex addressing expressions or compute them into | |
| 1898 // registers? True for Intel but false for most RISCs | |
| 1899 const bool Matcher::clone_shift_expressions = false; | |
| 1900 | |
|
2401
7e88bdae86ec
7029017: Additional architecture support for c2 compiler
roland
parents:
2254
diff
changeset
|
1901 // Do we need to mask the count passed to shift instructions or does |
|
7e88bdae86ec
7029017: Additional architecture support for c2 compiler
roland
parents:
2254
diff
changeset
|
1902 // the cpu only look at the lower 5/6 bits anyway? |
|
7e88bdae86ec
7029017: Additional architecture support for c2 compiler
roland
parents:
2254
diff
changeset
|
1903 const bool Matcher::need_masked_shift_count = false; |
|
7e88bdae86ec
7029017: Additional architecture support for c2 compiler
roland
parents:
2254
diff
changeset
|
1904 |
|
1575
3657cb01ffc5
6954029: Improve implicit null check generation with compressed oops
kvn
parents:
1571
diff
changeset
|
1905 bool Matcher::narrow_oop_use_complex_address() { |
|
3657cb01ffc5
6954029: Improve implicit null check generation with compressed oops
kvn
parents:
1571
diff
changeset
|
1906 NOT_LP64(ShouldNotCallThis()); |
|
3657cb01ffc5
6954029: Improve implicit null check generation with compressed oops
kvn
parents:
1571
diff
changeset
|
1907 assert(UseCompressedOops, "only for compressed oops code"); |
|
3657cb01ffc5
6954029: Improve implicit null check generation with compressed oops
kvn
parents:
1571
diff
changeset
|
1908 return false; |
|
3657cb01ffc5
6954029: Improve implicit null check generation with compressed oops
kvn
parents:
1571
diff
changeset
|
1909 } |
|
3657cb01ffc5
6954029: Improve implicit null check generation with compressed oops
kvn
parents:
1571
diff
changeset
|
1910 |
|
6848
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
1911 bool Matcher::narrow_klass_use_complex_address() { |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
1912 NOT_LP64(ShouldNotCallThis()); |
|
12226
7944aba7ba41
8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents:
12056
diff
changeset
|
1913 assert(UseCompressedClassPointers, "only for compressed klass code"); |
|
6848
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
1914 return false; |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
1915 } |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
1916 |
| 0 | 1917 // Is it better to copy float constants, or load them directly from memory? |
| 1918 // Intel can load a float constant from a direct address, requiring no | |
| 1919 // extra registers. Most RISCs will have to materialize an address into a | |
| 1920 // register first, so they would do better to copy the constant from stack. | |
| 1921 const bool Matcher::rematerialize_float_constants = false; | |
| 1922 | |
| 1923 // If CPU can load and store mis-aligned doubles directly then no fixup is | |
| 1924 // needed. Else we split the double into 2 integer pieces and move it | |
| 1925 // piece-by-piece. Only happens when passing doubles into C code as the | |
| 1926 // Java calling convention forces doubles to be aligned. | |
| 1927 #ifdef _LP64 | |
| 1928 const bool Matcher::misaligned_doubles_ok = true; | |
| 1929 #else | |
| 1930 const bool Matcher::misaligned_doubles_ok = false; | |
| 1931 #endif | |
| 1932 | |
| 1933 // No-op on SPARC. | |
| 1934 void Matcher::pd_implicit_null_fixup(MachNode *node, uint idx) { | |
| 1935 } | |
| 1936 | |
| 1937 // Advertise here if the CPU requires explicit rounding operations | |
| 1938 // to implement the UseStrictFP mode. | |
| 1939 const bool Matcher::strict_fp_requires_explicit_rounding = false; | |
| 1940 | |
|
1274
2883969d09e7
6910664: C2: java/util/Arrays/Sorting.java fails with DeoptimizeALot flag
kvn
parents:
1160
diff
changeset
|
1941 // Are floats conerted to double when stored to stack during deoptimization? |
|
2883969d09e7
6910664: C2: java/util/Arrays/Sorting.java fails with DeoptimizeALot flag
kvn
parents:
1160
diff
changeset
|
1942 // Sparc does not handle callee-save floats. |
|
2883969d09e7
6910664: C2: java/util/Arrays/Sorting.java fails with DeoptimizeALot flag
kvn
parents:
1160
diff
changeset
|
1943 bool Matcher::float_in_double() { return false; } |
| 0 | 1944 |
| 1945 // Do ints take an entire long register or just half? | |
| 1946 // Note that we if-def off of _LP64. | |
| 1947 // The relevant question is how the int is callee-saved. In _LP64 | |
| 1948 // the whole long is written but de-opt'ing will have to extract | |
| 1949 // the relevant 32 bits, in not-_LP64 only the low 32 bits is written. | |
| 1950 #ifdef _LP64 | |
| 1951 const bool Matcher::int_in_long = true; | |
| 1952 #else | |
| 1953 const bool Matcher::int_in_long = false; | |
| 1954 #endif | |
| 1955 | |
| 1956 // Return whether or not this register is ever used as an argument. This | |
| 1957 // function is used on startup to build the trampoline stubs in generateOptoStub. | |
| 1958 // Registers not mentioned will be killed by the VM call in the trampoline, and | |
| 1959 // arguments in those registers not be available to the callee. | |
| 1960 bool Matcher::can_be_java_arg( int reg ) { | |
| 1961 // Standard sparc 6 args in registers | |
| 1962 if( reg == R_I0_num || | |
| 1963 reg == R_I1_num || | |
| 1964 reg == R_I2_num || | |
| 1965 reg == R_I3_num || | |
| 1966 reg == R_I4_num || | |
| 1967 reg == R_I5_num ) return true; | |
| 1968 #ifdef _LP64 | |
| 1969 // 64-bit builds can pass 64-bit pointers and longs in | |
| 1970 // the high I registers | |
| 1971 if( reg == R_I0H_num || | |
| 1972 reg == R_I1H_num || | |
| 1973 reg == R_I2H_num || | |
| 1974 reg == R_I3H_num || | |
| 1975 reg == R_I4H_num || | |
| 1976 reg == R_I5H_num ) return true; | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1977 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1978 if ((UseCompressedOops) && (reg == R_G6_num || reg == R_G6H_num)) { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1979 return true; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1980 } |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
1981 |
| 0 | 1982 #else |
| 1983 // 32-bit builds with longs-in-one-entry pass longs in G1 & G4. | |
| 1984 // Longs cannot be passed in O regs, because O regs become I regs | |
| 1985 // after a 'save' and I regs get their high bits chopped off on | |
| 1986 // interrupt. | |
| 1987 if( reg == R_G1H_num || reg == R_G1_num ) return true; | |
| 1988 if( reg == R_G4H_num || reg == R_G4_num ) return true; | |
| 1989 #endif | |
| 1990 // A few float args in registers | |
| 1991 if( reg >= R_F0_num && reg <= R_F7_num ) return true; | |
| 1992 | |
| 1993 return false; | |
| 1994 } | |
| 1995 | |
| 1996 bool Matcher::is_spillable_arg( int reg ) { | |
| 1997 return can_be_java_arg(reg); | |
| 1998 } | |
| 1999 | |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1748
diff
changeset
|
2000 bool Matcher::use_asm_for_ldiv_by_con( jlong divisor ) { |
|
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1748
diff
changeset
|
2001 // Use hardware SDIVX instruction when it is |
|
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1748
diff
changeset
|
2002 // faster than a code which use multiply. |
|
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1748
diff
changeset
|
2003 return VM_Version::has_fast_idiv(); |
|
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1748
diff
changeset
|
2004 } |
|
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1748
diff
changeset
|
2005 |
| 0 | 2006 // Register for DIVI projection of divmodI |
| 2007 RegMask Matcher::divI_proj_mask() { | |
| 2008 ShouldNotReachHere(); | |
| 2009 return RegMask(); | |
| 2010 } | |
| 2011 | |
| 2012 // Register for MODI projection of divmodI | |
| 2013 RegMask Matcher::modI_proj_mask() { | |
| 2014 ShouldNotReachHere(); | |
| 2015 return RegMask(); | |
| 2016 } | |
| 2017 | |
| 2018 // Register for DIVL projection of divmodL | |
| 2019 RegMask Matcher::divL_proj_mask() { | |
| 2020 ShouldNotReachHere(); | |
| 2021 return RegMask(); | |
| 2022 } | |
| 2023 | |
| 2024 // Register for MODL projection of divmodL | |
| 2025 RegMask Matcher::modL_proj_mask() { | |
| 2026 ShouldNotReachHere(); | |
| 2027 return RegMask(); | |
| 2028 } | |
| 2029 | |
|
1137
97125851f396
6829187: compiler optimizations required for JSR 292
twisti
parents:
1041
diff
changeset
|
2030 const RegMask Matcher::method_handle_invoke_SP_save_mask() { |
|
4121
db2e64ca2d5a
7090968: Allow adlc register class to depend on runtime conditions
roland
parents:
4114
diff
changeset
|
2031 return L7_REGP_mask(); |
|
1137
97125851f396
6829187: compiler optimizations required for JSR 292
twisti
parents:
1041
diff
changeset
|
2032 } |
|
97125851f396
6829187: compiler optimizations required for JSR 292
twisti
parents:
1041
diff
changeset
|
2033 |
| 12323 | 2034 const RegMask Matcher::mathExactI_result_proj_mask() { |
| 2035 return G1_REGI_mask(); | |
| 2036 } | |
| 2037 | |
|
12972
59e8ad757e19
8026844: Various Math functions needs intrinsification
rbackman
parents:
12323
diff
changeset
|
2038 const RegMask Matcher::mathExactL_result_proj_mask() { |
|
59e8ad757e19
8026844: Various Math functions needs intrinsification
rbackman
parents:
12323
diff
changeset
|
2039 return G1_REGL_mask(); |
|
59e8ad757e19
8026844: Various Math functions needs intrinsification
rbackman
parents:
12323
diff
changeset
|
2040 } |
|
59e8ad757e19
8026844: Various Math functions needs intrinsification
rbackman
parents:
12323
diff
changeset
|
2041 |
| 12323 | 2042 const RegMask Matcher::mathExactI_flags_proj_mask() { |
| 2043 return INT_FLAGS_mask(); | |
| 2044 } | |
| 2045 | |
| 2046 | |
| 0 | 2047 %} |
| 2048 | |
| 2049 | |
| 2050 // The intptr_t operand types, defined by textual substitution. | |
| 2051 // (Cf. opto/type.hpp. This lets us avoid many, many other ifdefs.) | |
| 2052 #ifdef _LP64 | |
| 824 | 2053 #define immX immL |
| 2054 #define immX13 immL13 | |
| 2055 #define immX13m7 immL13m7 | |
| 2056 #define iRegX iRegL | |
| 2057 #define g1RegX g1RegL | |
| 0 | 2058 #else |
| 824 | 2059 #define immX immI |
| 2060 #define immX13 immI13 | |
| 2061 #define immX13m7 immI13m7 | |
| 2062 #define iRegX iRegI | |
| 2063 #define g1RegX g1RegI | |
| 0 | 2064 #endif |
| 2065 | |
| 2066 //----------ENCODING BLOCK----------------------------------------------------- | |
| 2067 // This block specifies the encoding classes used by the compiler to output | |
| 2068 // byte streams. Encoding classes are parameterized macros used by | |
| 2069 // Machine Instruction Nodes in order to generate the bit encoding of the | |
| 2070 // instruction. Operands specify their base encoding interface with the | |
| 2071 // interface keyword. There are currently supported four interfaces, | |
| 2072 // REG_INTER, CONST_INTER, MEMORY_INTER, & COND_INTER. REG_INTER causes an | |
| 2073 // operand to generate a function which returns its register number when | |
| 2074 // queried. CONST_INTER causes an operand to generate a function which | |
| 2075 // returns the value of the constant when queried. MEMORY_INTER causes an | |
| 2076 // operand to generate four functions which return the Base Register, the | |
| 2077 // Index Register, the Scale Value, and the Offset Value of the operand when | |
| 2078 // queried. COND_INTER causes an operand to generate six functions which | |
| 2079 // return the encoding code (ie - encoding bits for the instruction) | |
| 2080 // associated with each basic boolean condition for a conditional instruction. | |
| 2081 // | |
| 2082 // Instructions specify two basic values for encoding. Again, a function | |
| 2083 // is available to check if the constant displacement is an oop. They use the | |
| 2084 // ins_encode keyword to specify their encoding classes (which must be | |
| 2085 // a sequence of enc_class names, and their parameters, specified in | |
| 2086 // the encoding block), and they use the | |
| 2087 // opcode keyword to specify, in order, their primary, secondary, and | |
| 2088 // tertiary opcode. Only the opcode sections which a particular instruction | |
| 2089 // needs for encoding need to be specified. | |
| 2090 encode %{ | |
| 2091 enc_class enc_untested %{ | |
| 2092 #ifdef ASSERT | |
| 2093 MacroAssembler _masm(&cbuf); | |
| 2094 __ untested("encoding"); | |
| 2095 #endif | |
| 2096 %} | |
| 2097 | |
| 2098 enc_class form3_mem_reg( memory mem, iRegI dst ) %{ | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2099 emit_form3_mem_reg(cbuf, ra_, this, $primary, $tertiary, |
| 0 | 2100 $mem$$base, $mem$$disp, $mem$$index, $dst$$reg); |
| 2101 %} | |
| 2102 | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
2103 enc_class simple_form3_mem_reg( memory mem, iRegI dst ) %{ |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2104 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
2105 $mem$$base, $mem$$disp, $mem$$index, $dst$$reg); |
|
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
2106 %} |
|
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
2107 |
| 0 | 2108 enc_class form3_mem_prefetch_read( memory mem ) %{ |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2109 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, |
| 0 | 2110 $mem$$base, $mem$$disp, $mem$$index, 0/*prefetch function many-reads*/); |
| 2111 %} | |
| 2112 | |
| 2113 enc_class form3_mem_prefetch_write( memory mem ) %{ | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2114 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, |
| 0 | 2115 $mem$$base, $mem$$disp, $mem$$index, 2/*prefetch function many-writes*/); |
| 2116 %} | |
| 2117 | |
| 2118 enc_class form3_mem_reg_long_unaligned_marshal( memory mem, iRegL reg ) %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
2119 assert(Assembler::is_simm13($mem$$disp ), "need disp and disp+4"); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
2120 assert(Assembler::is_simm13($mem$$disp+4), "need disp and disp+4"); |
| 0 | 2121 guarantee($mem$$index == R_G0_enc, "double index?"); |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2122 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, $mem$$base, $mem$$disp+4, R_G0_enc, R_O7_enc ); |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2123 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, $mem$$base, $mem$$disp, R_G0_enc, $reg$$reg ); |
| 0 | 2124 emit3_simm13( cbuf, Assembler::arith_op, $reg$$reg, Assembler::sllx_op3, $reg$$reg, 0x1020 ); |
| 2125 emit3( cbuf, Assembler::arith_op, $reg$$reg, Assembler::or_op3, $reg$$reg, 0, R_O7_enc ); | |
| 2126 %} | |
| 2127 | |
| 2128 enc_class form3_mem_reg_double_unaligned( memory mem, RegD_low reg ) %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
2129 assert(Assembler::is_simm13($mem$$disp ), "need disp and disp+4"); |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
2130 assert(Assembler::is_simm13($mem$$disp+4), "need disp and disp+4"); |
| 0 | 2131 guarantee($mem$$index == R_G0_enc, "double index?"); |
| 2132 // Load long with 2 instructions | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2133 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, $mem$$base, $mem$$disp, R_G0_enc, $reg$$reg+0 ); |
|
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2134 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, $mem$$base, $mem$$disp+4, R_G0_enc, $reg$$reg+1 ); |
| 0 | 2135 %} |
| 2136 | |
| 2137 //%%% form3_mem_plus_4_reg is a hack--get rid of it | |
| 2138 enc_class form3_mem_plus_4_reg( memory mem, iRegI dst ) %{ | |
| 2139 guarantee($mem$$disp, "cannot offset a reg-reg operand by 4"); | |
|
17453
9ecf408d4568
8029668: Kithcensink crashed with guarantee(Assembler::is_simm13(disp)) failed: Do not match large constant offsets
iveresov
parents:
13042
diff
changeset
|
2140 emit_form3_mem_reg(cbuf, ra_, this, $primary, -1, $mem$$base, $mem$$disp + 4, $mem$$index, $dst$$reg); |
| 0 | 2141 %} |
| 2142 | |
| 2143 enc_class form3_g0_rs2_rd_move( iRegI rs2, iRegI rd ) %{ | |
| 2144 // Encode a reg-reg copy. If it is useless, then empty encoding. | |
| 2145 if( $rs2$$reg != $rd$$reg ) | |
| 2146 emit3( cbuf, Assembler::arith_op, $rd$$reg, Assembler::or_op3, 0, 0, $rs2$$reg ); | |
| 2147 %} | |
| 2148 | |
| 2149 // Target lo half of long | |
| 2150 enc_class form3_g0_rs2_rd_move_lo( iRegI rs2, iRegL rd ) %{ | |
| 2151 // Encode a reg-reg copy. If it is useless, then empty encoding. | |
| 2152 if( $rs2$$reg != LONG_LO_REG($rd$$reg) ) | |
| 2153 emit3( cbuf, Assembler::arith_op, LONG_LO_REG($rd$$reg), Assembler::or_op3, 0, 0, $rs2$$reg ); | |
| 2154 %} | |
| 2155 | |
| 2156 // Source lo half of long | |
| 2157 enc_class form3_g0_rs2_rd_move_lo2( iRegL rs2, iRegI rd ) %{ | |
| 2158 // Encode a reg-reg copy. If it is useless, then empty encoding. | |
| 2159 if( LONG_LO_REG($rs2$$reg) != $rd$$reg ) | |
| 2160 emit3( cbuf, Assembler::arith_op, $rd$$reg, Assembler::or_op3, 0, 0, LONG_LO_REG($rs2$$reg) ); | |
| 2161 %} | |
| 2162 | |
| 2163 // Target hi half of long | |
| 2164 enc_class form3_rs1_rd_copysign_hi( iRegI rs1, iRegL rd ) %{ | |
| 2165 emit3_simm13( cbuf, Assembler::arith_op, $rd$$reg, Assembler::sra_op3, $rs1$$reg, 31 ); | |
| 2166 %} | |
| 2167 | |
| 2168 // Source lo half of long, and leave it sign extended. | |
| 2169 enc_class form3_rs1_rd_signextend_lo1( iRegL rs1, iRegI rd ) %{ | |
| 2170 // Sign extend low half | |
| 2171 emit3( cbuf, Assembler::arith_op, $rd$$reg, Assembler::sra_op3, $rs1$$reg, 0, 0 ); | |
| 2172 %} | |
| 2173 | |
| 2174 // Source hi half of long, and leave it sign extended. | |
| 2175 enc_class form3_rs1_rd_copy_hi1( iRegL rs1, iRegI rd ) %{ | |
| 2176 // Shift high half to low half | |
| 2177 emit3_simm13( cbuf, Assembler::arith_op, $rd$$reg, Assembler::srlx_op3, $rs1$$reg, 32 ); | |
| 2178 %} | |
| 2179 | |
| 2180 // Source hi half of long | |
| 2181 enc_class form3_g0_rs2_rd_move_hi2( iRegL rs2, iRegI rd ) %{ | |
| 2182 // Encode a reg-reg copy. If it is useless, then empty encoding. | |
| 2183 if( LONG_HI_REG($rs2$$reg) != $rd$$reg ) | |
| 2184 emit3( cbuf, Assembler::arith_op, $rd$$reg, Assembler::or_op3, 0, 0, LONG_HI_REG($rs2$$reg) ); | |
| 2185 %} | |
| 2186 | |
| 2187 enc_class form3_rs1_rs2_rd( iRegI rs1, iRegI rs2, iRegI rd ) %{ | |
| 2188 emit3( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, 0, $rs2$$reg ); | |
| 2189 %} | |
| 2190 | |
| 2191 enc_class enc_to_bool( iRegI src, iRegI dst ) %{ | |
| 2192 emit3 ( cbuf, Assembler::arith_op, 0, Assembler::subcc_op3, 0, 0, $src$$reg ); | |
| 2193 emit3_simm13( cbuf, Assembler::arith_op, $dst$$reg, Assembler::addc_op3 , 0, 0 ); | |
| 2194 %} | |
| 2195 | |
| 2196 enc_class enc_ltmask( iRegI p, iRegI q, iRegI dst ) %{ | |
| 2197 emit3 ( cbuf, Assembler::arith_op, 0, Assembler::subcc_op3, $p$$reg, 0, $q$$reg ); | |
| 2198 // clear if nothing else is happening | |
| 2199 emit3_simm13( cbuf, Assembler::arith_op, $dst$$reg, Assembler::or_op3, 0, 0 ); | |
| 2200 // blt,a,pn done | |
| 2201 emit2_19 ( cbuf, Assembler::branch_op, 1/*annul*/, Assembler::less, Assembler::bp_op2, Assembler::icc, 0/*predict not taken*/, 2 ); | |
| 2202 // mov dst,-1 in delay slot | |
| 2203 emit3_simm13( cbuf, Assembler::arith_op, $dst$$reg, Assembler::or_op3, 0, -1 ); | |
| 2204 %} | |
| 2205 | |
| 2206 enc_class form3_rs1_imm5_rd( iRegI rs1, immU5 imm5, iRegI rd ) %{ | |
| 2207 emit3_simm13( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, $imm5$$constant & 0x1F ); | |
| 2208 %} | |
| 2209 | |
| 2210 enc_class form3_sd_rs1_imm6_rd( iRegL rs1, immU6 imm6, iRegL rd ) %{ | |
| 2211 emit3_simm13( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, ($imm6$$constant & 0x3F) | 0x1000 ); | |
| 2212 %} | |
| 2213 | |
| 2214 enc_class form3_sd_rs1_rs2_rd( iRegL rs1, iRegI rs2, iRegL rd ) %{ | |
| 2215 emit3( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, 0x80, $rs2$$reg ); | |
| 2216 %} | |
| 2217 | |
| 2218 enc_class form3_rs1_simm13_rd( iRegI rs1, immI13 simm13, iRegI rd ) %{ | |
| 2219 emit3_simm13( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, $simm13$$constant ); | |
| 2220 %} | |
| 2221 | |
| 2222 enc_class move_return_pc_to_o1() %{ | |
| 2223 emit3_simm13( cbuf, Assembler::arith_op, R_O1_enc, Assembler::add_op3, R_O7_enc, frame::pc_return_offset ); | |
| 2224 %} | |
| 2225 | |
| 2226 #ifdef _LP64 | |
| 2227 /* %%% merge with enc_to_bool */ | |
| 2228 enc_class enc_convP2B( iRegI dst, iRegP src ) %{ | |
| 2229 MacroAssembler _masm(&cbuf); | |
| 2230 | |
| 2231 Register src_reg = reg_to_register_object($src$$reg); | |
| 2232 Register dst_reg = reg_to_register_object($dst$$reg); | |
| 2233 __ movr(Assembler::rc_nz, src_reg, 1, dst_reg); | |
| 2234 %} | |
| 2235 #endif | |
| 2236 | |
| 2237 enc_class enc_cadd_cmpLTMask( iRegI p, iRegI q, iRegI y, iRegI tmp ) %{ | |
| 2238 // (Set p (AddI (AndI (CmpLTMask p q) y) (SubI p q))) | |
| 2239 MacroAssembler _masm(&cbuf); | |
| 2240 | |
| 2241 Register p_reg = reg_to_register_object($p$$reg); | |
| 2242 Register q_reg = reg_to_register_object($q$$reg); | |
| 2243 Register y_reg = reg_to_register_object($y$$reg); | |
| 2244 Register tmp_reg = reg_to_register_object($tmp$$reg); | |
| 2245 | |
| 2246 __ subcc( p_reg, q_reg, p_reg ); | |
| 2247 __ add ( p_reg, y_reg, tmp_reg ); | |
| 2248 __ movcc( Assembler::less, false, Assembler::icc, tmp_reg, p_reg ); | |
| 2249 %} | |
| 2250 | |
| 2251 enc_class form_d2i_helper(regD src, regF dst) %{ | |
| 2252 // fcmp %fcc0,$src,$src | |
| 2253 emit3( cbuf, Assembler::arith_op , Assembler::fcc0, Assembler::fpop2_op3, $src$$reg, Assembler::fcmpd_opf, $src$$reg ); | |
| 2254 // branch %fcc0 not-nan, predict taken | |
| 2255 emit2_19( cbuf, Assembler::branch_op, 0/*annul*/, Assembler::f_ordered, Assembler::fbp_op2, Assembler::fcc0, 1/*predict taken*/, 4 ); | |
| 2256 // fdtoi $src,$dst | |
| 2257 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fdtoi_opf, $src$$reg ); | |
| 2258 // fitos $dst,$dst (if nan) | |
| 2259 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fitos_opf, $dst$$reg ); | |
| 2260 // clear $dst (if nan) | |
| 2261 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, $dst$$reg, Assembler::fsubs_opf, $dst$$reg ); | |
| 2262 // carry on here... | |
| 2263 %} | |
| 2264 | |
| 2265 enc_class form_d2l_helper(regD src, regD dst) %{ | |
| 2266 // fcmp %fcc0,$src,$src check for NAN | |
| 2267 emit3( cbuf, Assembler::arith_op , Assembler::fcc0, Assembler::fpop2_op3, $src$$reg, Assembler::fcmpd_opf, $src$$reg ); | |
| 2268 // branch %fcc0 not-nan, predict taken | |
| 2269 emit2_19( cbuf, Assembler::branch_op, 0/*annul*/, Assembler::f_ordered, Assembler::fbp_op2, Assembler::fcc0, 1/*predict taken*/, 4 ); | |
| 2270 // fdtox $src,$dst convert in delay slot | |
| 2271 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fdtox_opf, $src$$reg ); | |
| 2272 // fxtod $dst,$dst (if nan) | |
| 2273 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fxtod_opf, $dst$$reg ); | |
| 2274 // clear $dst (if nan) | |
| 2275 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, $dst$$reg, Assembler::fsubd_opf, $dst$$reg ); | |
| 2276 // carry on here... | |
| 2277 %} | |
| 2278 | |
| 2279 enc_class form_f2i_helper(regF src, regF dst) %{ | |
| 2280 // fcmps %fcc0,$src,$src | |
| 2281 emit3( cbuf, Assembler::arith_op , Assembler::fcc0, Assembler::fpop2_op3, $src$$reg, Assembler::fcmps_opf, $src$$reg ); | |
| 2282 // branch %fcc0 not-nan, predict taken | |
| 2283 emit2_19( cbuf, Assembler::branch_op, 0/*annul*/, Assembler::f_ordered, Assembler::fbp_op2, Assembler::fcc0, 1/*predict taken*/, 4 ); | |
| 2284 // fstoi $src,$dst | |
| 2285 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fstoi_opf, $src$$reg ); | |
| 2286 // fitos $dst,$dst (if nan) | |
| 2287 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fitos_opf, $dst$$reg ); | |
| 2288 // clear $dst (if nan) | |
| 2289 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, $dst$$reg, Assembler::fsubs_opf, $dst$$reg ); | |
| 2290 // carry on here... | |
| 2291 %} | |
| 2292 | |
| 2293 enc_class form_f2l_helper(regF src, regD dst) %{ | |
| 2294 // fcmps %fcc0,$src,$src | |
| 2295 emit3( cbuf, Assembler::arith_op , Assembler::fcc0, Assembler::fpop2_op3, $src$$reg, Assembler::fcmps_opf, $src$$reg ); | |
| 2296 // branch %fcc0 not-nan, predict taken | |
| 2297 emit2_19( cbuf, Assembler::branch_op, 0/*annul*/, Assembler::f_ordered, Assembler::fbp_op2, Assembler::fcc0, 1/*predict taken*/, 4 ); | |
| 2298 // fstox $src,$dst | |
| 2299 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fstox_opf, $src$$reg ); | |
| 2300 // fxtod $dst,$dst (if nan) | |
| 2301 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, 0, Assembler::fxtod_opf, $dst$$reg ); | |
| 2302 // clear $dst (if nan) | |
| 2303 emit3( cbuf, Assembler::arith_op , $dst$$reg, Assembler::fpop1_op3, $dst$$reg, Assembler::fsubd_opf, $dst$$reg ); | |
| 2304 // carry on here... | |
| 2305 %} | |
| 2306 | |
| 2307 enc_class form3_opf_rs2F_rdF(regF rs2, regF rd) %{ emit3(cbuf,$secondary,$rd$$reg,$primary,0,$tertiary,$rs2$$reg); %} | |
| 2308 enc_class form3_opf_rs2F_rdD(regF rs2, regD rd) %{ emit3(cbuf,$secondary,$rd$$reg,$primary,0,$tertiary,$rs2$$reg); %} | |
| 2309 enc_class form3_opf_rs2D_rdF(regD rs2, regF rd) %{ emit3(cbuf,$secondary,$rd$$reg,$primary,0,$tertiary,$rs2$$reg); %} | |
| 2310 enc_class form3_opf_rs2D_rdD(regD rs2, regD rd) %{ emit3(cbuf,$secondary,$rd$$reg,$primary,0,$tertiary,$rs2$$reg); %} | |
| 2311 | |
| 2312 enc_class form3_opf_rs2D_lo_rdF(regD rs2, regF rd) %{ emit3(cbuf,$secondary,$rd$$reg,$primary,0,$tertiary,$rs2$$reg+1); %} | |
| 2313 | |
| 2314 enc_class form3_opf_rs2D_hi_rdD_hi(regD rs2, regD rd) %{ emit3(cbuf,$secondary,$rd$$reg,$primary,0,$tertiary,$rs2$$reg); %} | |
| 2315 enc_class form3_opf_rs2D_lo_rdD_lo(regD rs2, regD rd) %{ emit3(cbuf,$secondary,$rd$$reg+1,$primary,0,$tertiary,$rs2$$reg+1); %} | |
| 2316 | |
| 2317 enc_class form3_opf_rs1F_rs2F_rdF( regF rs1, regF rs2, regF rd ) %{ | |
| 2318 emit3( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, $tertiary, $rs2$$reg ); | |
| 2319 %} | |
| 2320 | |
| 2321 enc_class form3_opf_rs1D_rs2D_rdD( regD rs1, regD rs2, regD rd ) %{ | |
| 2322 emit3( cbuf, $secondary, $rd$$reg, $primary, $rs1$$reg, $tertiary, $rs2$$reg ); | |
| 2323 %} | |
| 2324 | |
| 2325 enc_class form3_opf_rs1F_rs2F_fcc( regF rs1, regF rs2, flagsRegF fcc ) %{ | |
| 2326 emit3( cbuf, $secondary, $fcc$$reg, $primary, $rs1$$reg, $tertiary, $rs2$$reg ); | |
| 2327 %} | |
| 2328 | |
| 2329 enc_class form3_opf_rs1D_rs2D_fcc( regD rs1, regD rs2, flagsRegF fcc ) %{ | |
| 2330 emit3( cbuf, $secondary, $fcc$$reg, $primary, $rs1$$reg, $tertiary, $rs2$$reg ); | |
| 2331 %} | |
| 2332 | |
| 2333 enc_class form3_convI2F(regF rs2, regF rd) %{ | |
| 2334 emit3(cbuf,Assembler::arith_op,$rd$$reg,Assembler::fpop1_op3,0,$secondary,$rs2$$reg); | |
| 2335 %} | |
| 2336 | |
| 2337 // Encloding class for traceable jumps | |
| 2338 enc_class form_jmpl(g3RegP dest) %{ | |
| 2339 emit_jmpl(cbuf, $dest$$reg); | |
| 2340 %} | |
| 2341 | |
| 2342 enc_class form_jmpl_set_exception_pc(g1RegP dest) %{ | |
| 2343 emit_jmpl_set_exception_pc(cbuf, $dest$$reg); | |
| 2344 %} | |
| 2345 | |
| 2346 enc_class form2_nop() %{ | |
| 2347 emit_nop(cbuf); | |
| 2348 %} | |
| 2349 | |
| 2350 enc_class form2_illtrap() %{ | |
| 2351 emit_illtrap(cbuf); | |
| 2352 %} | |
| 2353 | |
| 2354 | |
| 2355 // Compare longs and convert into -1, 0, 1. | |
| 2356 enc_class cmpl_flag( iRegL src1, iRegL src2, iRegI dst ) %{ | |
| 2357 // CMP $src1,$src2 | |
| 2358 emit3( cbuf, Assembler::arith_op, 0, Assembler::subcc_op3, $src1$$reg, 0, $src2$$reg ); | |
| 2359 // blt,a,pn done | |
| 2360 emit2_19( cbuf, Assembler::branch_op, 1/*annul*/, Assembler::less , Assembler::bp_op2, Assembler::xcc, 0/*predict not taken*/, 5 ); | |
| 2361 // mov dst,-1 in delay slot | |
| 2362 emit3_simm13( cbuf, Assembler::arith_op, $dst$$reg, Assembler::or_op3, 0, -1 ); | |
| 2363 // bgt,a,pn done | |
| 2364 emit2_19( cbuf, Assembler::branch_op, 1/*annul*/, Assembler::greater, Assembler::bp_op2, Assembler::xcc, 0/*predict not taken*/, 3 ); | |
| 2365 // mov dst,1 in delay slot | |
| 2366 emit3_simm13( cbuf, Assembler::arith_op, $dst$$reg, Assembler::or_op3, 0, 1 ); | |
| 2367 // CLR $dst | |
| 2368 emit3( cbuf, Assembler::arith_op, $dst$$reg, Assembler::or_op3 , 0, 0, 0 ); | |
| 2369 %} | |
| 2370 | |
| 2371 enc_class enc_PartialSubtypeCheck() %{ | |
| 2372 MacroAssembler _masm(&cbuf); | |
| 2373 __ call(StubRoutines::Sparc::partial_subtype_check(), relocInfo::runtime_call_type); | |
| 2374 __ delayed()->nop(); | |
| 2375 %} | |
| 2376 | |
| 3839 | 2377 enc_class enc_bp( label labl, cmpOp cmp, flagsReg cc ) %{ |
| 0 | 2378 MacroAssembler _masm(&cbuf); |
| 3839 | 2379 Label* L = $labl$$label; |
| 0 | 2380 Assembler::Predict predict_taken = |
| 3839 | 2381 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; |
| 2382 | |
| 2383 __ bp( (Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 0 | 2384 __ delayed()->nop(); |
| 2385 %} | |
| 2386 | |
| 3839 | 2387 enc_class enc_bpr( label labl, cmpOp_reg cmp, iRegI op1 ) %{ |
| 0 | 2388 MacroAssembler _masm(&cbuf); |
| 3839 | 2389 Label* L = $labl$$label; |
| 0 | 2390 Assembler::Predict predict_taken = |
| 3839 | 2391 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; |
| 2392 | |
| 2393 __ bpr( (Assembler::RCondition)($cmp$$cmpcode), false, predict_taken, as_Register($op1$$reg), *L); | |
| 0 | 2394 __ delayed()->nop(); |
| 2395 %} | |
| 2396 | |
| 2397 enc_class enc_cmov_reg( cmpOp cmp, iRegI dst, iRegI src, immI pcc) %{ | |
| 2398 int op = (Assembler::arith_op << 30) | | |
| 2399 ($dst$$reg << 25) | | |
| 2400 (Assembler::movcc_op3 << 19) | | |
| 2401 (1 << 18) | // cc2 bit for 'icc' | |
| 2402 ($cmp$$cmpcode << 14) | | |
| 2403 (0 << 13) | // select register move | |
| 2404 ($pcc$$constant << 11) | // cc1, cc0 bits for 'icc' or 'xcc' | |
| 2405 ($src$$reg << 0); | |
| 1748 | 2406 cbuf.insts()->emit_int32(op); |
| 0 | 2407 %} |
| 2408 | |
| 2409 enc_class enc_cmov_imm( cmpOp cmp, iRegI dst, immI11 src, immI pcc ) %{ | |
| 2410 int simm11 = $src$$constant & ((1<<11)-1); // Mask to 11 bits | |
| 2411 int op = (Assembler::arith_op << 30) | | |
| 2412 ($dst$$reg << 25) | | |
| 2413 (Assembler::movcc_op3 << 19) | | |
| 2414 (1 << 18) | // cc2 bit for 'icc' | |
| 2415 ($cmp$$cmpcode << 14) | | |
| 2416 (1 << 13) | // select immediate move | |
| 2417 ($pcc$$constant << 11) | // cc1, cc0 bits for 'icc' | |
| 2418 (simm11 << 0); | |
| 1748 | 2419 cbuf.insts()->emit_int32(op); |
| 0 | 2420 %} |
| 2421 | |
| 2422 enc_class enc_cmov_reg_f( cmpOpF cmp, iRegI dst, iRegI src, flagsRegF fcc ) %{ | |
| 2423 int op = (Assembler::arith_op << 30) | | |
| 2424 ($dst$$reg << 25) | | |
| 2425 (Assembler::movcc_op3 << 19) | | |
| 2426 (0 << 18) | // cc2 bit for 'fccX' | |
| 2427 ($cmp$$cmpcode << 14) | | |
| 2428 (0 << 13) | // select register move | |
| 2429 ($fcc$$reg << 11) | // cc1, cc0 bits for fcc0-fcc3 | |
| 2430 ($src$$reg << 0); | |
| 1748 | 2431 cbuf.insts()->emit_int32(op); |
| 0 | 2432 %} |
| 2433 | |
| 2434 enc_class enc_cmov_imm_f( cmpOp cmp, iRegI dst, immI11 src, flagsRegF fcc ) %{ | |
| 2435 int simm11 = $src$$constant & ((1<<11)-1); // Mask to 11 bits | |
| 2436 int op = (Assembler::arith_op << 30) | | |
| 2437 ($dst$$reg << 25) | | |
| 2438 (Assembler::movcc_op3 << 19) | | |
| 2439 (0 << 18) | // cc2 bit for 'fccX' | |
| 2440 ($cmp$$cmpcode << 14) | | |
| 2441 (1 << 13) | // select immediate move | |
| 2442 ($fcc$$reg << 11) | // cc1, cc0 bits for fcc0-fcc3 | |
| 2443 (simm11 << 0); | |
| 1748 | 2444 cbuf.insts()->emit_int32(op); |
| 0 | 2445 %} |
| 2446 | |
| 2447 enc_class enc_cmovf_reg( cmpOp cmp, regD dst, regD src, immI pcc ) %{ | |
| 2448 int op = (Assembler::arith_op << 30) | | |
| 2449 ($dst$$reg << 25) | | |
| 2450 (Assembler::fpop2_op3 << 19) | | |
| 2451 (0 << 18) | | |
| 2452 ($cmp$$cmpcode << 14) | | |
| 2453 (1 << 13) | // select register move | |
| 2454 ($pcc$$constant << 11) | // cc1-cc0 bits for 'icc' or 'xcc' | |
| 2455 ($primary << 5) | // select single, double or quad | |
| 2456 ($src$$reg << 0); | |
| 1748 | 2457 cbuf.insts()->emit_int32(op); |
| 0 | 2458 %} |
| 2459 | |
| 2460 enc_class enc_cmovff_reg( cmpOpF cmp, flagsRegF fcc, regD dst, regD src ) %{ | |
| 2461 int op = (Assembler::arith_op << 30) | | |
| 2462 ($dst$$reg << 25) | | |
| 2463 (Assembler::fpop2_op3 << 19) | | |
| 2464 (0 << 18) | | |
| 2465 ($cmp$$cmpcode << 14) | | |
| 2466 ($fcc$$reg << 11) | // cc2-cc0 bits for 'fccX' | |
| 2467 ($primary << 5) | // select single, double or quad | |
| 2468 ($src$$reg << 0); | |
| 1748 | 2469 cbuf.insts()->emit_int32(op); |
| 0 | 2470 %} |
| 2471 | |
| 2472 // Used by the MIN/MAX encodings. Same as a CMOV, but | |
| 2473 // the condition comes from opcode-field instead of an argument. | |
| 2474 enc_class enc_cmov_reg_minmax( iRegI dst, iRegI src ) %{ | |
| 2475 int op = (Assembler::arith_op << 30) | | |
| 2476 ($dst$$reg << 25) | | |
| 2477 (Assembler::movcc_op3 << 19) | | |
| 2478 (1 << 18) | // cc2 bit for 'icc' | |
| 2479 ($primary << 14) | | |
| 2480 (0 << 13) | // select register move | |
| 2481 (0 << 11) | // cc1, cc0 bits for 'icc' | |
| 2482 ($src$$reg << 0); | |
| 1748 | 2483 cbuf.insts()->emit_int32(op); |
| 0 | 2484 %} |
| 2485 | |
| 2486 enc_class enc_cmov_reg_minmax_long( iRegL dst, iRegL src ) %{ | |
| 2487 int op = (Assembler::arith_op << 30) | | |
| 2488 ($dst$$reg << 25) | | |
| 2489 (Assembler::movcc_op3 << 19) | | |
| 2490 (6 << 16) | // cc2 bit for 'xcc' | |
| 2491 ($primary << 14) | | |
| 2492 (0 << 13) | // select register move | |
| 2493 (0 << 11) | // cc1, cc0 bits for 'icc' | |
| 2494 ($src$$reg << 0); | |
| 1748 | 2495 cbuf.insts()->emit_int32(op); |
| 0 | 2496 %} |
| 2497 | |
| 2498 enc_class Set13( immI13 src, iRegI rd ) %{ | |
| 2499 emit3_simm13( cbuf, Assembler::arith_op, $rd$$reg, Assembler::or_op3, 0, $src$$constant ); | |
| 2500 %} | |
| 2501 | |
| 2502 enc_class SetHi22( immI src, iRegI rd ) %{ | |
| 2503 emit2_22( cbuf, Assembler::branch_op, $rd$$reg, Assembler::sethi_op2, $src$$constant ); | |
| 2504 %} | |
| 2505 | |
| 2506 enc_class Set32( immI src, iRegI rd ) %{ | |
| 2507 MacroAssembler _masm(&cbuf); | |
| 2508 __ set($src$$constant, reg_to_register_object($rd$$reg)); | |
| 2509 %} | |
| 2510 | |
| 2511 enc_class call_epilog %{ | |
| 2512 if( VerifyStackAtCalls ) { | |
| 2513 MacroAssembler _masm(&cbuf); | |
| 2514 int framesize = ra_->C->frame_slots() << LogBytesPerInt; | |
| 2515 Register temp_reg = G3; | |
| 2516 __ add(SP, framesize, temp_reg); | |
| 2517 __ cmp(temp_reg, FP); | |
| 2518 __ breakpoint_trap(Assembler::notEqual, Assembler::ptr_cc); | |
| 2519 } | |
| 2520 %} | |
| 2521 | |
| 2522 // Long values come back from native calls in O0:O1 in the 32-bit VM, copy the value | |
| 2523 // to G1 so the register allocator will not have to deal with the misaligned register | |
| 2524 // pair. | |
| 2525 enc_class adjust_long_from_native_call %{ | |
| 2526 #ifndef _LP64 | |
| 2527 if (returns_long()) { | |
| 2528 // sllx O0,32,O0 | |
| 2529 emit3_simm13( cbuf, Assembler::arith_op, R_O0_enc, Assembler::sllx_op3, R_O0_enc, 0x1020 ); | |
| 2530 // srl O1,0,O1 | |
| 2531 emit3_simm13( cbuf, Assembler::arith_op, R_O1_enc, Assembler::srl_op3, R_O1_enc, 0x0000 ); | |
| 2532 // or O0,O1,G1 | |
| 2533 emit3 ( cbuf, Assembler::arith_op, R_G1_enc, Assembler:: or_op3, R_O0_enc, 0, R_O1_enc ); | |
| 2534 } | |
| 2535 #endif | |
| 2536 %} | |
| 2537 | |
| 2538 enc_class Java_To_Runtime (method meth) %{ // CALL Java_To_Runtime | |
| 2539 // CALL directly to the runtime | |
| 2540 // The user of this is responsible for ensuring that R_L7 is empty (killed). | |
| 2541 emit_call_reloc(cbuf, $meth$$method, relocInfo::runtime_call_type, | |
|
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2080
diff
changeset
|
2542 /*preserve_g2=*/true); |
| 0 | 2543 %} |
| 2544 | |
| 1567 | 2545 enc_class preserve_SP %{ |
| 2546 MacroAssembler _masm(&cbuf); | |
| 2547 __ mov(SP, L7_mh_SP_save); | |
| 2548 %} | |
| 2549 | |
| 2550 enc_class restore_SP %{ | |
| 2551 MacroAssembler _masm(&cbuf); | |
| 2552 __ mov(L7_mh_SP_save, SP); | |
| 2553 %} | |
| 2554 | |
| 0 | 2555 enc_class Java_Static_Call (method meth) %{ // JAVA STATIC CALL |
| 2556 // CALL to fixup routine. Fixup routine uses ScopeDesc info to determine | |
| 2557 // who we intended to call. | |
|
10168
a6e09d6dd8e5
8003853: specify offset of IC load in java_to_interp stub
dlong
parents:
7426
diff
changeset
|
2558 if (!_method) { |
| 0 | 2559 emit_call_reloc(cbuf, $meth$$method, relocInfo::runtime_call_type); |
| 2560 } else if (_optimized_virtual) { | |
| 2561 emit_call_reloc(cbuf, $meth$$method, relocInfo::opt_virtual_call_type); | |
| 2562 } else { | |
| 2563 emit_call_reloc(cbuf, $meth$$method, relocInfo::static_call_type); | |
| 2564 } | |
|
10168
a6e09d6dd8e5
8003853: specify offset of IC load in java_to_interp stub
dlong
parents:
7426
diff
changeset
|
2565 if (_method) { // Emit stub for static call. |
|
a6e09d6dd8e5
8003853: specify offset of IC load in java_to_interp stub
dlong
parents:
7426
diff
changeset
|
2566 CompiledStaticCall::emit_to_interp_stub(cbuf); |
| 0 | 2567 } |
| 2568 %} | |
| 2569 | |
| 2570 enc_class Java_Dynamic_Call (method meth) %{ // JAVA DYNAMIC CALL | |
| 2571 MacroAssembler _masm(&cbuf); | |
| 2572 __ set_inst_mark(); | |
| 2573 int vtable_index = this->_vtable_index; | |
| 2574 // MachCallDynamicJavaNode::ret_addr_offset uses this same test | |
| 2575 if (vtable_index < 0) { | |
| 2576 // must be invalid_vtable_index, not nonvirtual_vtable_index | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
2577 assert(vtable_index == Method::invalid_vtable_index, "correct sentinel value"); |
| 0 | 2578 Register G5_ic_reg = reg_to_register_object(Matcher::inline_cache_reg_encode()); |
| 2579 assert(G5_ic_reg == G5_inline_cache_reg, "G5_inline_cache_reg used in assemble_ic_buffer_code()"); | |
| 2580 assert(G5_ic_reg == G5_megamorphic_method, "G5_megamorphic_method used in megamorphic call stub"); | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
2581 __ ic_call((address)$meth$$method); |
| 0 | 2582 } else { |
| 2583 assert(!UseInlineCaches, "expect vtable calls only if not using ICs"); | |
| 2584 // Just go thru the vtable | |
| 2585 // get receiver klass (receiver already checked for non-null) | |
| 2586 // If we end up going thru a c2i adapter interpreter expects method in G5 | |
| 2587 int off = __ offset(); | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2588 __ load_klass(O0, G3_scratch); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2589 int klass_load_size; |
|
12226
7944aba7ba41
8015107: NPG: Use consistent naming for metaspace concepts
ehelin
parents:
12056
diff
changeset
|
2590 if (UseCompressedClassPointers) { |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
624
diff
changeset
|
2591 assert(Universe::heap() != NULL, "java heap should be initialized"); |
|
12056
740e263c80c6
8003424: Enable Class Data Sharing for CompressedOops
hseigel
parents:
10997
diff
changeset
|
2592 klass_load_size = MacroAssembler::instr_size_for_decode_klass_not_null() + 1*BytesPerInstWord; |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2593 } else { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2594 klass_load_size = 1*BytesPerInstWord; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2595 } |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
2596 int entry_offset = InstanceKlass::vtable_start_offset() + vtable_index*vtableEntry::size(); |
| 0 | 2597 int v_off = entry_offset*wordSize + vtableEntry::method_offset_in_bytes(); |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
2598 if (Assembler::is_simm13(v_off)) { |
| 0 | 2599 __ ld_ptr(G3, v_off, G5_method); |
| 2600 } else { | |
| 2601 // Generate 2 instructions | |
| 2602 __ Assembler::sethi(v_off & ~0x3ff, G5_method); | |
| 2603 __ or3(G5_method, v_off & 0x3ff, G5_method); | |
| 2604 // ld_ptr, set_hi, set | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2605 assert(__ offset() - off == klass_load_size + 2*BytesPerInstWord, |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
2606 "Unexpected instruction size(s)"); |
| 0 | 2607 __ ld_ptr(G3, G5_method, G5_method); |
| 2608 } | |
| 2609 // NOTE: for vtable dispatches, the vtable entry will never be null. | |
| 2610 // However it may very well end up in handle_wrong_method if the | |
| 2611 // method is abstract for the particular class. | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
2612 __ ld_ptr(G5_method, in_bytes(Method::from_compiled_offset()), G3_scratch); |
| 0 | 2613 // jump to target (either compiled code or c2iadapter) |
| 2614 __ jmpl(G3_scratch, G0, O7); | |
| 2615 __ delayed()->nop(); | |
| 2616 } | |
| 2617 %} | |
| 2618 | |
| 2619 enc_class Java_Compiled_Call (method meth) %{ // JAVA COMPILED CALL | |
| 2620 MacroAssembler _masm(&cbuf); | |
| 2621 | |
| 2622 Register G5_ic_reg = reg_to_register_object(Matcher::inline_cache_reg_encode()); | |
| 2623 Register temp_reg = G3; // caller must kill G3! We cannot reuse G5_ic_reg here because | |
| 2624 // we might be calling a C2I adapter which needs it. | |
| 2625 | |
| 2626 assert(temp_reg != G5_ic_reg, "conflicting registers"); | |
| 2627 // Load nmethod | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
2628 __ ld_ptr(G5_ic_reg, in_bytes(Method::from_compiled_offset()), temp_reg); |
| 0 | 2629 |
| 2630 // CALL to compiled java, indirect the contents of G3 | |
| 2631 __ set_inst_mark(); | |
| 2632 __ callr(temp_reg, G0); | |
| 2633 __ delayed()->nop(); | |
| 2634 %} | |
| 2635 | |
| 2636 enc_class idiv_reg(iRegIsafe src1, iRegIsafe src2, iRegIsafe dst) %{ | |
| 2637 MacroAssembler _masm(&cbuf); | |
| 2638 Register Rdividend = reg_to_register_object($src1$$reg); | |
| 2639 Register Rdivisor = reg_to_register_object($src2$$reg); | |
| 2640 Register Rresult = reg_to_register_object($dst$$reg); | |
| 2641 | |
| 2642 __ sra(Rdivisor, 0, Rdivisor); | |
| 2643 __ sra(Rdividend, 0, Rdividend); | |
| 2644 __ sdivx(Rdividend, Rdivisor, Rresult); | |
| 2645 %} | |
| 2646 | |
| 2647 enc_class idiv_imm(iRegIsafe src1, immI13 imm, iRegIsafe dst) %{ | |
| 2648 MacroAssembler _masm(&cbuf); | |
| 2649 | |
| 2650 Register Rdividend = reg_to_register_object($src1$$reg); | |
| 2651 int divisor = $imm$$constant; | |
| 2652 Register Rresult = reg_to_register_object($dst$$reg); | |
| 2653 | |
| 2654 __ sra(Rdividend, 0, Rdividend); | |
| 2655 __ sdivx(Rdividend, divisor, Rresult); | |
| 2656 %} | |
| 2657 | |
| 2658 enc_class enc_mul_hi(iRegIsafe dst, iRegIsafe src1, iRegIsafe src2) %{ | |
| 2659 MacroAssembler _masm(&cbuf); | |
| 2660 Register Rsrc1 = reg_to_register_object($src1$$reg); | |
| 2661 Register Rsrc2 = reg_to_register_object($src2$$reg); | |
| 2662 Register Rdst = reg_to_register_object($dst$$reg); | |
| 2663 | |
| 2664 __ sra( Rsrc1, 0, Rsrc1 ); | |
| 2665 __ sra( Rsrc2, 0, Rsrc2 ); | |
| 2666 __ mulx( Rsrc1, Rsrc2, Rdst ); | |
| 2667 __ srlx( Rdst, 32, Rdst ); | |
| 2668 %} | |
| 2669 | |
| 2670 enc_class irem_reg(iRegIsafe src1, iRegIsafe src2, iRegIsafe dst, o7RegL scratch) %{ | |
| 2671 MacroAssembler _masm(&cbuf); | |
| 2672 Register Rdividend = reg_to_register_object($src1$$reg); | |
| 2673 Register Rdivisor = reg_to_register_object($src2$$reg); | |
| 2674 Register Rresult = reg_to_register_object($dst$$reg); | |
| 2675 Register Rscratch = reg_to_register_object($scratch$$reg); | |
| 2676 | |
| 2677 assert(Rdividend != Rscratch, ""); | |
| 2678 assert(Rdivisor != Rscratch, ""); | |
| 2679 | |
| 2680 __ sra(Rdividend, 0, Rdividend); | |
| 2681 __ sra(Rdivisor, 0, Rdivisor); | |
| 2682 __ sdivx(Rdividend, Rdivisor, Rscratch); | |
| 2683 __ mulx(Rscratch, Rdivisor, Rscratch); | |
| 2684 __ sub(Rdividend, Rscratch, Rresult); | |
| 2685 %} | |
| 2686 | |
| 2687 enc_class irem_imm(iRegIsafe src1, immI13 imm, iRegIsafe dst, o7RegL scratch) %{ | |
| 2688 MacroAssembler _masm(&cbuf); | |
| 2689 | |
| 2690 Register Rdividend = reg_to_register_object($src1$$reg); | |
| 2691 int divisor = $imm$$constant; | |
| 2692 Register Rresult = reg_to_register_object($dst$$reg); | |
| 2693 Register Rscratch = reg_to_register_object($scratch$$reg); | |
| 2694 | |
| 2695 assert(Rdividend != Rscratch, ""); | |
| 2696 | |
| 2697 __ sra(Rdividend, 0, Rdividend); | |
| 2698 __ sdivx(Rdividend, divisor, Rscratch); | |
| 2699 __ mulx(Rscratch, divisor, Rscratch); | |
| 2700 __ sub(Rdividend, Rscratch, Rresult); | |
| 2701 %} | |
| 2702 | |
| 2703 enc_class fabss (sflt_reg dst, sflt_reg src) %{ | |
| 2704 MacroAssembler _masm(&cbuf); | |
| 2705 | |
| 2706 FloatRegister Fdst = reg_to_SingleFloatRegister_object($dst$$reg); | |
| 2707 FloatRegister Fsrc = reg_to_SingleFloatRegister_object($src$$reg); | |
| 2708 | |
| 2709 __ fabs(FloatRegisterImpl::S, Fsrc, Fdst); | |
| 2710 %} | |
| 2711 | |
| 2712 enc_class fabsd (dflt_reg dst, dflt_reg src) %{ | |
| 2713 MacroAssembler _masm(&cbuf); | |
| 2714 | |
| 2715 FloatRegister Fdst = reg_to_DoubleFloatRegister_object($dst$$reg); | |
| 2716 FloatRegister Fsrc = reg_to_DoubleFloatRegister_object($src$$reg); | |
| 2717 | |
| 2718 __ fabs(FloatRegisterImpl::D, Fsrc, Fdst); | |
| 2719 %} | |
| 2720 | |
| 2721 enc_class fnegd (dflt_reg dst, dflt_reg src) %{ | |
| 2722 MacroAssembler _masm(&cbuf); | |
| 2723 | |
| 2724 FloatRegister Fdst = reg_to_DoubleFloatRegister_object($dst$$reg); | |
| 2725 FloatRegister Fsrc = reg_to_DoubleFloatRegister_object($src$$reg); | |
| 2726 | |
| 2727 __ fneg(FloatRegisterImpl::D, Fsrc, Fdst); | |
| 2728 %} | |
| 2729 | |
| 2730 enc_class fsqrts (sflt_reg dst, sflt_reg src) %{ | |
| 2731 MacroAssembler _masm(&cbuf); | |
| 2732 | |
| 2733 FloatRegister Fdst = reg_to_SingleFloatRegister_object($dst$$reg); | |
| 2734 FloatRegister Fsrc = reg_to_SingleFloatRegister_object($src$$reg); | |
| 2735 | |
| 2736 __ fsqrt(FloatRegisterImpl::S, Fsrc, Fdst); | |
| 2737 %} | |
| 2738 | |
| 2739 enc_class fsqrtd (dflt_reg dst, dflt_reg src) %{ | |
| 2740 MacroAssembler _masm(&cbuf); | |
| 2741 | |
| 2742 FloatRegister Fdst = reg_to_DoubleFloatRegister_object($dst$$reg); | |
| 2743 FloatRegister Fsrc = reg_to_DoubleFloatRegister_object($src$$reg); | |
| 2744 | |
| 2745 __ fsqrt(FloatRegisterImpl::D, Fsrc, Fdst); | |
| 2746 %} | |
| 2747 | |
| 2748 enc_class fmovs (dflt_reg dst, dflt_reg src) %{ | |
| 2749 MacroAssembler _masm(&cbuf); | |
| 2750 | |
| 2751 FloatRegister Fdst = reg_to_SingleFloatRegister_object($dst$$reg); | |
| 2752 FloatRegister Fsrc = reg_to_SingleFloatRegister_object($src$$reg); | |
| 2753 | |
| 2754 __ fmov(FloatRegisterImpl::S, Fsrc, Fdst); | |
| 2755 %} | |
| 2756 | |
| 2757 enc_class fmovd (dflt_reg dst, dflt_reg src) %{ | |
| 2758 MacroAssembler _masm(&cbuf); | |
| 2759 | |
| 2760 FloatRegister Fdst = reg_to_DoubleFloatRegister_object($dst$$reg); | |
| 2761 FloatRegister Fsrc = reg_to_DoubleFloatRegister_object($src$$reg); | |
| 2762 | |
| 2763 __ fmov(FloatRegisterImpl::D, Fsrc, Fdst); | |
| 2764 %} | |
| 2765 | |
| 2766 enc_class Fast_Lock(iRegP oop, iRegP box, o7RegP scratch, iRegP scratch2) %{ | |
| 2767 MacroAssembler _masm(&cbuf); | |
| 2768 | |
| 2769 Register Roop = reg_to_register_object($oop$$reg); | |
| 2770 Register Rbox = reg_to_register_object($box$$reg); | |
| 2771 Register Rscratch = reg_to_register_object($scratch$$reg); | |
| 2772 Register Rmark = reg_to_register_object($scratch2$$reg); | |
| 2773 | |
| 2774 assert(Roop != Rscratch, ""); | |
| 2775 assert(Roop != Rmark, ""); | |
| 2776 assert(Rbox != Rscratch, ""); | |
| 2777 assert(Rbox != Rmark, ""); | |
| 2778 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
2779 __ compiler_lock_object(Roop, Rmark, Rbox, Rscratch, _counters, UseBiasedLocking && !UseOptoBiasInlining); |
| 0 | 2780 %} |
| 2781 | |
| 2782 enc_class Fast_Unlock(iRegP oop, iRegP box, o7RegP scratch, iRegP scratch2) %{ | |
| 2783 MacroAssembler _masm(&cbuf); | |
| 2784 | |
| 2785 Register Roop = reg_to_register_object($oop$$reg); | |
| 2786 Register Rbox = reg_to_register_object($box$$reg); | |
| 2787 Register Rscratch = reg_to_register_object($scratch$$reg); | |
| 2788 Register Rmark = reg_to_register_object($scratch2$$reg); | |
| 2789 | |
| 2790 assert(Roop != Rscratch, ""); | |
| 2791 assert(Roop != Rmark, ""); | |
| 2792 assert(Rbox != Rscratch, ""); | |
| 2793 assert(Rbox != Rmark, ""); | |
| 2794 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
2795 __ compiler_unlock_object(Roop, Rmark, Rbox, Rscratch, UseBiasedLocking && !UseOptoBiasInlining); |
| 0 | 2796 %} |
| 2797 | |
| 2798 enc_class enc_cas( iRegP mem, iRegP old, iRegP new ) %{ | |
| 2799 MacroAssembler _masm(&cbuf); | |
| 2800 Register Rmem = reg_to_register_object($mem$$reg); | |
| 2801 Register Rold = reg_to_register_object($old$$reg); | |
| 2802 Register Rnew = reg_to_register_object($new$$reg); | |
| 2803 | |
| 10997 | 2804 __ cas_ptr(Rmem, Rold, Rnew); // Swap(*Rmem,Rnew) if *Rmem == Rold |
| 0 | 2805 __ cmp( Rold, Rnew ); |
| 2806 %} | |
| 2807 | |
| 2808 enc_class enc_casx( iRegP mem, iRegL old, iRegL new) %{ | |
| 2809 Register Rmem = reg_to_register_object($mem$$reg); | |
| 2810 Register Rold = reg_to_register_object($old$$reg); | |
| 2811 Register Rnew = reg_to_register_object($new$$reg); | |
| 2812 | |
| 2813 MacroAssembler _masm(&cbuf); | |
| 2814 __ mov(Rnew, O7); | |
| 2815 __ casx(Rmem, Rold, O7); | |
| 2816 __ cmp( Rold, O7 ); | |
| 2817 %} | |
| 2818 | |
| 2819 // raw int cas, used for compareAndSwap | |
| 2820 enc_class enc_casi( iRegP mem, iRegL old, iRegL new) %{ | |
| 2821 Register Rmem = reg_to_register_object($mem$$reg); | |
| 2822 Register Rold = reg_to_register_object($old$$reg); | |
| 2823 Register Rnew = reg_to_register_object($new$$reg); | |
| 2824 | |
| 2825 MacroAssembler _masm(&cbuf); | |
| 2826 __ mov(Rnew, O7); | |
| 2827 __ cas(Rmem, Rold, O7); | |
| 2828 __ cmp( Rold, O7 ); | |
| 2829 %} | |
| 2830 | |
| 2831 enc_class enc_lflags_ne_to_boolean( iRegI res ) %{ | |
| 2832 Register Rres = reg_to_register_object($res$$reg); | |
| 2833 | |
| 2834 MacroAssembler _masm(&cbuf); | |
| 2835 __ mov(1, Rres); | |
| 2836 __ movcc( Assembler::notEqual, false, Assembler::xcc, G0, Rres ); | |
| 2837 %} | |
| 2838 | |
| 2839 enc_class enc_iflags_ne_to_boolean( iRegI res ) %{ | |
| 2840 Register Rres = reg_to_register_object($res$$reg); | |
| 2841 | |
| 2842 MacroAssembler _masm(&cbuf); | |
| 2843 __ mov(1, Rres); | |
| 2844 __ movcc( Assembler::notEqual, false, Assembler::icc, G0, Rres ); | |
| 2845 %} | |
| 2846 | |
| 2847 enc_class floating_cmp ( iRegP dst, regF src1, regF src2 ) %{ | |
| 2848 MacroAssembler _masm(&cbuf); | |
| 2849 Register Rdst = reg_to_register_object($dst$$reg); | |
| 2850 FloatRegister Fsrc1 = $primary ? reg_to_SingleFloatRegister_object($src1$$reg) | |
| 2851 : reg_to_DoubleFloatRegister_object($src1$$reg); | |
| 2852 FloatRegister Fsrc2 = $primary ? reg_to_SingleFloatRegister_object($src2$$reg) | |
| 2853 : reg_to_DoubleFloatRegister_object($src2$$reg); | |
| 2854 | |
| 2855 // Convert condition code fcc0 into -1,0,1; unordered reports less-than (-1) | |
| 2856 __ float_cmp( $primary, -1, Fsrc1, Fsrc2, Rdst); | |
| 2857 %} | |
| 2858 | |
| 2859 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2860 enc_class enc_String_Compare(o0RegP str1, o1RegP str2, g3RegI cnt1, g4RegI cnt2, notemp_iRegI result) %{ |
| 0 | 2861 Label Ldone, Lloop; |
| 2862 MacroAssembler _masm(&cbuf); | |
| 2863 | |
| 2864 Register str1_reg = reg_to_register_object($str1$$reg); | |
| 2865 Register str2_reg = reg_to_register_object($str2$$reg); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2866 Register cnt1_reg = reg_to_register_object($cnt1$$reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2867 Register cnt2_reg = reg_to_register_object($cnt2$$reg); |
| 0 | 2868 Register result_reg = reg_to_register_object($result$$reg); |
| 2869 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2870 assert(result_reg != str1_reg && |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2871 result_reg != str2_reg && |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2872 result_reg != cnt1_reg && |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2873 result_reg != cnt2_reg , |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2874 "need different registers"); |
| 0 | 2875 |
| 2876 // Compute the minimum of the string lengths(str1_reg) and the | |
| 2877 // difference of the string lengths (stack) | |
| 2878 | |
| 2879 // See if the lengths are different, and calculate min in str1_reg. | |
| 2880 // Stash diff in O7 in case we need it for a tie-breaker. | |
| 2881 Label Lskip; | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2882 __ subcc(cnt1_reg, cnt2_reg, O7); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2883 __ sll(cnt1_reg, exact_log2(sizeof(jchar)), cnt1_reg); // scale the limit |
| 0 | 2884 __ br(Assembler::greater, true, Assembler::pt, Lskip); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2885 // cnt2 is shorter, so use its count: |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2886 __ delayed()->sll(cnt2_reg, exact_log2(sizeof(jchar)), cnt1_reg); // scale the limit |
| 0 | 2887 __ bind(Lskip); |
| 2888 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2889 // reallocate cnt1_reg, cnt2_reg, result_reg |
| 0 | 2890 // Note: limit_reg holds the string length pre-scaled by 2 |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2891 Register limit_reg = cnt1_reg; |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2892 Register chr2_reg = cnt2_reg; |
| 0 | 2893 Register chr1_reg = result_reg; |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2894 // str{12} are the base pointers |
| 0 | 2895 |
| 2896 // Is the minimum length zero? | |
| 2897 __ cmp(limit_reg, (int)(0 * sizeof(jchar))); // use cast to resolve overloading ambiguity | |
| 2898 __ br(Assembler::equal, true, Assembler::pn, Ldone); | |
| 2899 __ delayed()->mov(O7, result_reg); // result is difference in lengths | |
| 2900 | |
| 2901 // Load first characters | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2902 __ lduh(str1_reg, 0, chr1_reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2903 __ lduh(str2_reg, 0, chr2_reg); |
| 0 | 2904 |
| 2905 // Compare first characters | |
| 2906 __ subcc(chr1_reg, chr2_reg, chr1_reg); | |
| 2907 __ br(Assembler::notZero, false, Assembler::pt, Ldone); | |
| 2908 assert(chr1_reg == result_reg, "result must be pre-placed"); | |
| 2909 __ delayed()->nop(); | |
| 2910 | |
| 2911 { | |
| 2912 // Check after comparing first character to see if strings are equivalent | |
| 2913 Label LSkip2; | |
| 2914 // Check if the strings start at same location | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2915 __ cmp(str1_reg, str2_reg); |
| 0 | 2916 __ brx(Assembler::notEqual, true, Assembler::pt, LSkip2); |
| 2917 __ delayed()->nop(); | |
| 2918 | |
| 2919 // Check if the length difference is zero (in O7) | |
| 2920 __ cmp(G0, O7); | |
| 2921 __ br(Assembler::equal, true, Assembler::pn, Ldone); | |
| 2922 __ delayed()->mov(G0, result_reg); // result is zero | |
| 2923 | |
| 2924 // Strings might not be equal | |
| 2925 __ bind(LSkip2); | |
| 2926 } | |
| 2927 | |
|
13042
208ebea980f8
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
roland
parents:
13001
diff
changeset
|
2928 // We have no guarantee that on 64 bit the higher half of limit_reg is 0 |
|
208ebea980f8
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
roland
parents:
13001
diff
changeset
|
2929 __ signx(limit_reg); |
|
208ebea980f8
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
roland
parents:
13001
diff
changeset
|
2930 |
| 0 | 2931 __ subcc(limit_reg, 1 * sizeof(jchar), chr1_reg); |
| 2932 __ br(Assembler::equal, true, Assembler::pn, Ldone); | |
| 2933 __ delayed()->mov(O7, result_reg); // result is difference in lengths | |
| 2934 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2935 // Shift str1_reg and str2_reg to the end of the arrays, negate limit |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2936 __ add(str1_reg, limit_reg, str1_reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2937 __ add(str2_reg, limit_reg, str2_reg); |
| 0 | 2938 __ neg(chr1_reg, limit_reg); // limit = -(limit-2) |
| 2939 | |
| 2940 // Compare the rest of the characters | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2941 __ lduh(str1_reg, limit_reg, chr1_reg); |
| 0 | 2942 __ bind(Lloop); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2943 // __ lduh(str1_reg, limit_reg, chr1_reg); // hoisted |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2944 __ lduh(str2_reg, limit_reg, chr2_reg); |
| 0 | 2945 __ subcc(chr1_reg, chr2_reg, chr1_reg); |
| 2946 __ br(Assembler::notZero, false, Assembler::pt, Ldone); | |
| 2947 assert(chr1_reg == result_reg, "result must be pre-placed"); | |
| 2948 __ delayed()->inccc(limit_reg, sizeof(jchar)); | |
| 2949 // annul LDUH if branch is not taken to prevent access past end of string | |
| 2950 __ br(Assembler::notZero, true, Assembler::pt, Lloop); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2951 __ delayed()->lduh(str1_reg, limit_reg, chr1_reg); // hoisted |
| 0 | 2952 |
| 2953 // If strings are equal up to min length, return the length difference. | |
| 2954 __ mov(O7, result_reg); | |
| 2955 | |
| 2956 // Otherwise, return the difference between the first mismatched chars. | |
| 2957 __ bind(Ldone); | |
| 2958 %} | |
| 2959 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2960 enc_class enc_String_Equals(o0RegP str1, o1RegP str2, g3RegI cnt, notemp_iRegI result) %{ |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2961 Label Lword_loop, Lpost_word, Lchar, Lchar_loop, Ldone; |
| 681 | 2962 MacroAssembler _masm(&cbuf); |
| 2963 | |
| 2964 Register str1_reg = reg_to_register_object($str1$$reg); | |
| 2965 Register str2_reg = reg_to_register_object($str2$$reg); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2966 Register cnt_reg = reg_to_register_object($cnt$$reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2967 Register tmp1_reg = O7; |
| 681 | 2968 Register result_reg = reg_to_register_object($result$$reg); |
| 2969 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2970 assert(result_reg != str1_reg && |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2971 result_reg != str2_reg && |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2972 result_reg != cnt_reg && |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2973 result_reg != tmp1_reg , |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2974 "need different registers"); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2975 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2976 __ cmp(str1_reg, str2_reg); //same char[] ? |
| 681 | 2977 __ brx(Assembler::equal, true, Assembler::pn, Ldone); |
| 2978 __ delayed()->add(G0, 1, result_reg); | |
| 2979 | |
| 3839 | 2980 __ cmp_zero_and_br(Assembler::zero, cnt_reg, Ldone, true, Assembler::pn); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2981 __ delayed()->add(G0, 1, result_reg); // count == 0 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2982 |
| 681 | 2983 //rename registers |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2984 Register limit_reg = cnt_reg; |
| 681 | 2985 Register chr1_reg = result_reg; |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2986 Register chr2_reg = tmp1_reg; |
| 681 | 2987 |
|
13042
208ebea980f8
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
roland
parents:
13001
diff
changeset
|
2988 // We have no guarantee that on 64 bit the higher half of limit_reg is 0 |
|
208ebea980f8
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
roland
parents:
13001
diff
changeset
|
2989 __ signx(limit_reg); |
|
208ebea980f8
8027445: SIGSEGV at TestFloatingDecimal.testAppendToDouble()I
roland
parents:
13001
diff
changeset
|
2990 |
| 681 | 2991 //check for alignment and position the pointers to the ends |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2992 __ or3(str1_reg, str2_reg, chr1_reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2993 __ andcc(chr1_reg, 0x3, chr1_reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2994 // notZero means at least one not 4-byte aligned. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2995 // We could optimize the case when both arrays are not aligned |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2996 // but it is not frequent case and it requires additional checks. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2997 __ br(Assembler::notZero, false, Assembler::pn, Lchar); // char by char compare |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2998 __ delayed()->sll(limit_reg, exact_log2(sizeof(jchar)), limit_reg); // set byte count |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
2999 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3000 // Compare char[] arrays aligned to 4 bytes. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3001 __ char_arrays_equals(str1_reg, str2_reg, limit_reg, result_reg, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3002 chr1_reg, chr2_reg, Ldone); |
| 3839 | 3003 __ ba(Ldone); |
| 681 | 3004 __ delayed()->add(G0, 1, result_reg); |
| 3005 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3006 // char by char compare |
| 681 | 3007 __ bind(Lchar); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3008 __ add(str1_reg, limit_reg, str1_reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3009 __ add(str2_reg, limit_reg, str2_reg); |
| 681 | 3010 __ neg(limit_reg); //negate count |
| 3011 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3012 __ lduh(str1_reg, limit_reg, chr1_reg); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3013 // Lchar_loop |
| 681 | 3014 __ bind(Lchar_loop); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3015 __ lduh(str2_reg, limit_reg, chr2_reg); |
| 681 | 3016 __ cmp(chr1_reg, chr2_reg); |
| 3017 __ br(Assembler::notEqual, true, Assembler::pt, Ldone); | |
| 3018 __ delayed()->mov(G0, result_reg); //not equal | |
| 3019 __ inccc(limit_reg, sizeof(jchar)); | |
| 3020 // annul LDUH if branch is not taken to prevent access past end of string | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3021 __ br(Assembler::notZero, true, Assembler::pt, Lchar_loop); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3022 __ delayed()->lduh(str1_reg, limit_reg, chr1_reg); // hoisted |
| 681 | 3023 |
| 3024 __ add(G0, 1, result_reg); //equal | |
| 3025 | |
| 3026 __ bind(Ldone); | |
| 3027 %} | |
| 3028 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3029 enc_class enc_Array_Equals(o0RegP ary1, o1RegP ary2, g3RegP tmp1, notemp_iRegI result) %{ |
| 681 | 3030 Label Lvector, Ldone, Lloop; |
| 3031 MacroAssembler _masm(&cbuf); | |
| 3032 | |
| 3033 Register ary1_reg = reg_to_register_object($ary1$$reg); | |
| 3034 Register ary2_reg = reg_to_register_object($ary2$$reg); | |
| 3035 Register tmp1_reg = reg_to_register_object($tmp1$$reg); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3036 Register tmp2_reg = O7; |
| 681 | 3037 Register result_reg = reg_to_register_object($result$$reg); |
| 3038 | |
| 3039 int length_offset = arrayOopDesc::length_offset_in_bytes(); | |
| 3040 int base_offset = arrayOopDesc::base_offset_in_bytes(T_CHAR); | |
| 3041 | |
| 3042 // return true if the same array | |
| 3043 __ cmp(ary1_reg, ary2_reg); | |
| 1016 | 3044 __ brx(Assembler::equal, true, Assembler::pn, Ldone); |
| 681 | 3045 __ delayed()->add(G0, 1, result_reg); // equal |
| 3046 | |
| 3047 __ br_null(ary1_reg, true, Assembler::pn, Ldone); | |
| 3048 __ delayed()->mov(G0, result_reg); // not equal | |
| 3049 | |
| 3050 __ br_null(ary2_reg, true, Assembler::pn, Ldone); | |
| 3051 __ delayed()->mov(G0, result_reg); // not equal | |
| 3052 | |
| 3053 //load the lengths of arrays | |
| 727 | 3054 __ ld(Address(ary1_reg, length_offset), tmp1_reg); |
| 3055 __ ld(Address(ary2_reg, length_offset), tmp2_reg); | |
| 681 | 3056 |
| 3057 // return false if the two arrays are not equal length | |
| 3058 __ cmp(tmp1_reg, tmp2_reg); | |
| 3059 __ br(Assembler::notEqual, true, Assembler::pn, Ldone); | |
| 3060 __ delayed()->mov(G0, result_reg); // not equal | |
| 3061 | |
| 3839 | 3062 __ cmp_zero_and_br(Assembler::zero, tmp1_reg, Ldone, true, Assembler::pn); |
| 681 | 3063 __ delayed()->add(G0, 1, result_reg); // zero-length arrays are equal |
| 3064 | |
| 3065 // load array addresses | |
| 3066 __ add(ary1_reg, base_offset, ary1_reg); | |
| 3067 __ add(ary2_reg, base_offset, ary2_reg); | |
| 3068 | |
| 3069 // renaming registers | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3070 Register chr1_reg = result_reg; // for characters in ary1 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3071 Register chr2_reg = tmp2_reg; // for characters in ary2 |
| 681 | 3072 Register limit_reg = tmp1_reg; // length |
| 3073 | |
| 3074 // set byte count | |
| 3075 __ sll(limit_reg, exact_log2(sizeof(jchar)), limit_reg); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3076 |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3077 // Compare char[] arrays aligned to 4 bytes. |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3078 __ char_arrays_equals(ary1_reg, ary2_reg, limit_reg, result_reg, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
3079 chr1_reg, chr2_reg, Ldone); |
| 681 | 3080 __ add(G0, 1, result_reg); // equals |
| 3081 | |
| 3082 __ bind(Ldone); | |
| 3083 %} | |
| 3084 | |
| 0 | 3085 enc_class enc_rethrow() %{ |
| 1748 | 3086 cbuf.set_insts_mark(); |
| 0 | 3087 Register temp_reg = G3; |
| 727 | 3088 AddressLiteral rethrow_stub(OptoRuntime::rethrow_stub()); |
| 0 | 3089 assert(temp_reg != reg_to_register_object(R_I0_num), "temp must not break oop_reg"); |
| 3090 MacroAssembler _masm(&cbuf); | |
| 3091 #ifdef ASSERT | |
| 3092 __ save_frame(0); | |
| 727 | 3093 AddressLiteral last_rethrow_addrlit(&last_rethrow); |
| 3094 __ sethi(last_rethrow_addrlit, L1); | |
| 3095 Address addr(L1, last_rethrow_addrlit.low10()); | |
| 10997 | 3096 __ rdpc(L2); |
| 0 | 3097 __ inc(L2, 3 * BytesPerInstWord); // skip this & 2 more insns to point at jump_to |
| 727 | 3098 __ st_ptr(L2, addr); |
| 0 | 3099 __ restore(); |
| 3100 #endif | |
| 727 | 3101 __ JUMP(rethrow_stub, temp_reg, 0); // sethi;jmp |
| 0 | 3102 __ delayed()->nop(); |
| 3103 %} | |
| 3104 | |
| 3105 enc_class emit_mem_nop() %{ | |
| 3106 // Generates the instruction LDUXA [o6,g0],#0x82,g0 | |
| 1748 | 3107 cbuf.insts()->emit_int32((unsigned int) 0xc0839040); |
| 0 | 3108 %} |
| 3109 | |
| 3110 enc_class emit_fadd_nop() %{ | |
| 3111 // Generates the instruction FMOVS f31,f31 | |
| 1748 | 3112 cbuf.insts()->emit_int32((unsigned int) 0xbfa0003f); |
| 0 | 3113 %} |
| 3114 | |
| 3115 enc_class emit_br_nop() %{ | |
| 3116 // Generates the instruction BPN,PN . | |
| 1748 | 3117 cbuf.insts()->emit_int32((unsigned int) 0x00400000); |
| 0 | 3118 %} |
| 3119 | |
| 3120 enc_class enc_membar_acquire %{ | |
| 3121 MacroAssembler _masm(&cbuf); | |
| 3122 __ membar( Assembler::Membar_mask_bits(Assembler::LoadStore | Assembler::LoadLoad) ); | |
| 3123 %} | |
| 3124 | |
| 3125 enc_class enc_membar_release %{ | |
| 3126 MacroAssembler _masm(&cbuf); | |
| 3127 __ membar( Assembler::Membar_mask_bits(Assembler::LoadStore | Assembler::StoreStore) ); | |
| 3128 %} | |
| 3129 | |
| 3130 enc_class enc_membar_volatile %{ | |
| 3131 MacroAssembler _masm(&cbuf); | |
| 3132 __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad) ); | |
| 3133 %} | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3134 |
| 0 | 3135 %} |
| 3136 | |
| 3137 //----------FRAME-------------------------------------------------------------- | |
| 3138 // Definition of frame structure and management information. | |
| 3139 // | |
| 3140 // S T A C K L A Y O U T Allocators stack-slot number | |
| 3141 // | (to get allocators register number | |
| 3142 // G Owned by | | v add VMRegImpl::stack0) | |
| 3143 // r CALLER | | | |
| 3144 // o | +--------+ pad to even-align allocators stack-slot | |
| 3145 // w V | pad0 | numbers; owned by CALLER | |
| 3146 // t -----------+--------+----> Matcher::_in_arg_limit, unaligned | |
| 3147 // h ^ | in | 5 | |
| 3148 // | | args | 4 Holes in incoming args owned by SELF | |
| 3149 // | | | | 3 | |
| 3150 // | | +--------+ | |
| 3151 // V | | old out| Empty on Intel, window on Sparc | |
| 3152 // | old |preserve| Must be even aligned. | |
| 3153 // | SP-+--------+----> Matcher::_old_SP, 8 (or 16 in LP64)-byte aligned | |
| 3154 // | | in | 3 area for Intel ret address | |
| 3155 // Owned by |preserve| Empty on Sparc. | |
| 3156 // SELF +--------+ | |
| 3157 // | | pad2 | 2 pad to align old SP | |
| 3158 // | +--------+ 1 | |
| 3159 // | | locks | 0 | |
| 3160 // | +--------+----> VMRegImpl::stack0, 8 (or 16 in LP64)-byte aligned | |
| 3161 // | | pad1 | 11 pad to align new SP | |
| 3162 // | +--------+ | |
| 3163 // | | | 10 | |
| 3164 // | | spills | 9 spills | |
| 3165 // V | | 8 (pad0 slot for callee) | |
| 3166 // -----------+--------+----> Matcher::_out_arg_limit, unaligned | |
| 3167 // ^ | out | 7 | |
| 3168 // | | args | 6 Holes in outgoing args owned by CALLEE | |
| 3169 // Owned by +--------+ | |
| 3170 // CALLEE | new out| 6 Empty on Intel, window on Sparc | |
| 3171 // | new |preserve| Must be even-aligned. | |
| 3172 // | SP-+--------+----> Matcher::_new_SP, even aligned | |
| 3173 // | | | | |
| 3174 // | |
| 3175 // Note 1: Only region 8-11 is determined by the allocator. Region 0-5 is | |
| 3176 // known from SELF's arguments and the Java calling convention. | |
| 3177 // Region 6-7 is determined per call site. | |
| 3178 // Note 2: If the calling convention leaves holes in the incoming argument | |
| 3179 // area, those holes are owned by SELF. Holes in the outgoing area | |
| 3180 // are owned by the CALLEE. Holes should not be nessecary in the | |
| 3181 // incoming area, as the Java calling convention is completely under | |
| 3182 // the control of the AD file. Doubles can be sorted and packed to | |
| 3183 // avoid holes. Holes in the outgoing arguments may be nessecary for | |
| 3184 // varargs C calling conventions. | |
| 3185 // Note 3: Region 0-3 is even aligned, with pad2 as needed. Region 3-5 is | |
| 3186 // even aligned with pad0 as needed. | |
| 3187 // Region 6 is even aligned. Region 6-7 is NOT even aligned; | |
| 3188 // region 6-11 is even aligned; it may be padded out more so that | |
| 3189 // the region from SP to FP meets the minimum stack alignment. | |
| 3190 | |
| 3191 frame %{ | |
| 3192 // What direction does stack grow in (assumed to be same for native & Java) | |
| 3193 stack_direction(TOWARDS_LOW); | |
| 3194 | |
| 3195 // These two registers define part of the calling convention | |
| 3196 // between compiled code and the interpreter. | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
3197 inline_cache_reg(R_G5); // Inline Cache Register or Method* for I2C |
| 0 | 3198 interpreter_method_oop_reg(R_G5); // Method Oop Register when calling interpreter |
| 3199 | |
| 3200 // Optional: name the operand used by cisc-spilling to access [stack_pointer + offset] | |
| 3201 cisc_spilling_operand_name(indOffset); | |
| 3202 | |
| 3203 // Number of stack slots consumed by a Monitor enter | |
| 3204 #ifdef _LP64 | |
| 3205 sync_stack_slots(2); | |
| 3206 #else | |
| 3207 sync_stack_slots(1); | |
| 3208 #endif | |
| 3209 | |
| 3210 // Compiled code's Frame Pointer | |
| 3211 frame_pointer(R_SP); | |
| 3212 | |
| 3213 // Stack alignment requirement | |
| 3214 stack_alignment(StackAlignmentInBytes); | |
| 3215 // LP64: Alignment size in bytes (128-bit -> 16 bytes) | |
| 3216 // !LP64: Alignment size in bytes (64-bit -> 8 bytes) | |
| 3217 | |
| 3218 // Number of stack slots between incoming argument block and the start of | |
| 3219 // a new frame. The PROLOG must add this many slots to the stack. The | |
| 3220 // EPILOG must remove this many slots. | |
| 3221 in_preserve_stack_slots(0); | |
| 3222 | |
| 3223 // Number of outgoing stack slots killed above the out_preserve_stack_slots | |
| 3224 // for calls to C. Supports the var-args backing area for register parms. | |
| 3225 // ADLC doesn't support parsing expressions, so I folded the math by hand. | |
| 3226 #ifdef _LP64 | |
| 3227 // (callee_register_argument_save_area_words (6) + callee_aggregate_return_pointer_words (0)) * 2-stack-slots-per-word | |
| 3228 varargs_C_out_slots_killed(12); | |
| 3229 #else | |
| 3230 // (callee_register_argument_save_area_words (6) + callee_aggregate_return_pointer_words (1)) * 1-stack-slots-per-word | |
| 3231 varargs_C_out_slots_killed( 7); | |
| 3232 #endif | |
| 3233 | |
| 3234 // The after-PROLOG location of the return address. Location of | |
| 3235 // return address specifies a type (REG or STACK) and a number | |
| 3236 // representing the register number (i.e. - use a register name) or | |
| 3237 // stack slot. | |
| 3238 return_addr(REG R_I7); // Ret Addr is in register I7 | |
| 3239 | |
| 3240 // Body of function which returns an OptoRegs array locating | |
| 3241 // arguments either in registers or in stack slots for calling | |
| 3242 // java | |
| 3243 calling_convention %{ | |
| 3244 (void) SharedRuntime::java_calling_convention(sig_bt, regs, length, is_outgoing); | |
| 3245 | |
| 3246 %} | |
| 3247 | |
| 3248 // Body of function which returns an OptoRegs array locating | |
| 3249 // arguments either in registers or in stack slots for callin | |
| 3250 // C. | |
| 3251 c_calling_convention %{ | |
| 3252 // This is obviously always outgoing | |
|
14416
6a936747b569
8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents:
12056
diff
changeset
|
3253 (void) SharedRuntime::c_calling_convention(sig_bt, regs, /*regs2=*/NULL, length); |
| 0 | 3254 %} |
| 3255 | |
| 3256 // Location of native (C/C++) and interpreter return values. This is specified to | |
| 3257 // be the same as Java. In the 32-bit VM, long values are actually returned from | |
| 3258 // native calls in O0:O1 and returned to the interpreter in I0:I1. The copying | |
| 3259 // to and from the register pairs is done by the appropriate call and epilog | |
| 3260 // opcodes. This simplifies the register allocator. | |
| 3261 c_return_value %{ | |
| 3262 assert( ideal_reg >= Op_RegI && ideal_reg <= Op_RegL, "only return normal values" ); | |
| 3263 #ifdef _LP64 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3264 static int lo_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_O0_num, R_O0_num, R_O0_num, R_F0_num, R_F0_num, R_O0_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3265 static int hi_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_O0H_num, OptoReg::Bad, R_F1_num, R_O0H_num}; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3266 static int lo_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_I0_num, R_I0_num, R_I0_num, R_F0_num, R_F0_num, R_I0_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3267 static int hi_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_I0H_num, OptoReg::Bad, R_F1_num, R_I0H_num}; |
| 0 | 3268 #else // !_LP64 |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3269 static int lo_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_O0_num, R_O0_num, R_O0_num, R_F0_num, R_F0_num, R_G1_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3270 static int hi_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_F1_num, R_G1H_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3271 static int lo_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_I0_num, R_I0_num, R_I0_num, R_F0_num, R_F0_num, R_G1_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3272 static int hi_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_F1_num, R_G1H_num }; |
| 0 | 3273 #endif |
| 3274 return OptoRegPair( (is_outgoing?hi_out:hi_in)[ideal_reg], | |
| 3275 (is_outgoing?lo_out:lo_in)[ideal_reg] ); | |
| 3276 %} | |
| 3277 | |
| 3278 // Location of compiled Java return values. Same as C | |
| 3279 return_value %{ | |
| 3280 assert( ideal_reg >= Op_RegI && ideal_reg <= Op_RegL, "only return normal values" ); | |
| 3281 #ifdef _LP64 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3282 static int lo_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_O0_num, R_O0_num, R_O0_num, R_F0_num, R_F0_num, R_O0_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3283 static int hi_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_O0H_num, OptoReg::Bad, R_F1_num, R_O0H_num}; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3284 static int lo_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_I0_num, R_I0_num, R_I0_num, R_F0_num, R_F0_num, R_I0_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3285 static int hi_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_I0H_num, OptoReg::Bad, R_F1_num, R_I0H_num}; |
| 0 | 3286 #else // !_LP64 |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3287 static int lo_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_O0_num, R_O0_num, R_O0_num, R_F0_num, R_F0_num, R_G1_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3288 static int hi_out[Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_F1_num, R_G1H_num}; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3289 static int lo_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, R_I0_num, R_I0_num, R_I0_num, R_F0_num, R_F0_num, R_G1_num }; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3290 static int hi_in [Op_RegL+1] = { OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, OptoReg::Bad, R_F1_num, R_G1H_num}; |
| 0 | 3291 #endif |
| 3292 return OptoRegPair( (is_outgoing?hi_out:hi_in)[ideal_reg], | |
| 3293 (is_outgoing?lo_out:lo_in)[ideal_reg] ); | |
| 3294 %} | |
| 3295 | |
| 3296 %} | |
| 3297 | |
| 3298 | |
| 3299 //----------ATTRIBUTES--------------------------------------------------------- | |
| 3300 //----------Operand Attributes------------------------------------------------- | |
| 3301 op_attrib op_cost(1); // Required cost attribute | |
| 3302 | |
| 3303 //----------Instruction Attributes--------------------------------------------- | |
| 3304 ins_attrib ins_cost(DEFAULT_COST); // Required cost attribute | |
| 3842 | 3305 ins_attrib ins_size(32); // Required size attribute (in bits) |
| 3851 | 3306 ins_attrib ins_avoid_back_to_back(0); // instruction should not be generated back to back |
| 3842 | 3307 ins_attrib ins_short_branch(0); // Required flag: is this instruction a |
| 3308 // non-matching short branch variant of some | |
| 0 | 3309 // long branch? |
| 3310 | |
| 3311 //----------OPERANDS----------------------------------------------------------- | |
| 3312 // Operand definitions must precede instruction definitions for correct parsing | |
| 3313 // in the ADLC because operands constitute user defined types which are used in | |
| 3314 // instruction definitions. | |
| 3315 | |
| 3316 //----------Simple Operands---------------------------------------------------- | |
| 3317 // Immediate Operands | |
| 3318 // Integer Immediate: 32-bit | |
| 3319 operand immI() %{ | |
| 3320 match(ConI); | |
| 3321 | |
| 3322 op_cost(0); | |
| 3323 // formats are generated automatically for constants and base registers | |
| 3324 format %{ %} | |
| 3325 interface(CONST_INTER); | |
| 3326 %} | |
| 3327 | |
| 824 | 3328 // Integer Immediate: 8-bit |
| 3329 operand immI8() %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
3330 predicate(Assembler::is_simm8(n->get_int())); |
| 824 | 3331 match(ConI); |
| 3332 op_cost(0); | |
| 3333 format %{ %} | |
| 3334 interface(CONST_INTER); | |
| 3335 %} | |
| 3336 | |
| 0 | 3337 // Integer Immediate: 13-bit |
| 3338 operand immI13() %{ | |
| 3339 predicate(Assembler::is_simm13(n->get_int())); | |
| 3340 match(ConI); | |
| 3341 op_cost(0); | |
| 3342 | |
| 3343 format %{ %} | |
| 3344 interface(CONST_INTER); | |
| 3345 %} | |
| 3346 | |
| 785 | 3347 // Integer Immediate: 13-bit minus 7 |
| 3348 operand immI13m7() %{ | |
| 3349 predicate((-4096 < n->get_int()) && ((n->get_int() + 7) <= 4095)); | |
| 3350 match(ConI); | |
| 3351 op_cost(0); | |
| 3352 | |
| 3353 format %{ %} | |
| 3354 interface(CONST_INTER); | |
| 3355 %} | |
| 3356 | |
| 824 | 3357 // Integer Immediate: 16-bit |
| 3358 operand immI16() %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
3359 predicate(Assembler::is_simm16(n->get_int())); |
| 824 | 3360 match(ConI); |
| 3361 op_cost(0); | |
| 3362 format %{ %} | |
| 3363 interface(CONST_INTER); | |
| 3364 %} | |
| 3365 | |
| 0 | 3366 // Unsigned (positive) Integer Immediate: 13-bit |
| 3367 operand immU13() %{ | |
| 3368 predicate((0 <= n->get_int()) && Assembler::is_simm13(n->get_int())); | |
| 3369 match(ConI); | |
| 3370 op_cost(0); | |
| 3371 | |
| 3372 format %{ %} | |
| 3373 interface(CONST_INTER); | |
| 3374 %} | |
| 3375 | |
| 3376 // Integer Immediate: 6-bit | |
| 3377 operand immU6() %{ | |
| 3378 predicate(n->get_int() >= 0 && n->get_int() <= 63); | |
| 3379 match(ConI); | |
| 3380 op_cost(0); | |
| 3381 format %{ %} | |
| 3382 interface(CONST_INTER); | |
| 3383 %} | |
| 3384 | |
| 3385 // Integer Immediate: 11-bit | |
| 3386 operand immI11() %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
3387 predicate(Assembler::is_simm11(n->get_int())); |
| 0 | 3388 match(ConI); |
| 3389 op_cost(0); | |
| 3390 format %{ %} | |
| 3391 interface(CONST_INTER); | |
| 3392 %} | |
| 3393 | |
| 3851 | 3394 // Integer Immediate: 5-bit |
| 3395 operand immI5() %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
3396 predicate(Assembler::is_simm5(n->get_int())); |
| 3851 | 3397 match(ConI); |
| 3398 op_cost(0); | |
| 3399 format %{ %} | |
| 3400 interface(CONST_INTER); | |
| 3401 %} | |
| 3402 | |
| 0 | 3403 // Integer Immediate: 0-bit |
| 3404 operand immI0() %{ | |
| 3405 predicate(n->get_int() == 0); | |
| 3406 match(ConI); | |
| 3407 op_cost(0); | |
| 3408 | |
| 3409 format %{ %} | |
| 3410 interface(CONST_INTER); | |
| 3411 %} | |
| 3412 | |
| 3413 // Integer Immediate: the value 10 | |
| 3414 operand immI10() %{ | |
| 3415 predicate(n->get_int() == 10); | |
| 3416 match(ConI); | |
| 3417 op_cost(0); | |
| 3418 | |
| 3419 format %{ %} | |
| 3420 interface(CONST_INTER); | |
| 3421 %} | |
| 3422 | |
| 3423 // Integer Immediate: the values 0-31 | |
| 3424 operand immU5() %{ | |
| 3425 predicate(n->get_int() >= 0 && n->get_int() <= 31); | |
| 3426 match(ConI); | |
| 3427 op_cost(0); | |
| 3428 | |
| 3429 format %{ %} | |
| 3430 interface(CONST_INTER); | |
| 3431 %} | |
| 3432 | |
| 3433 // Integer Immediate: the values 1-31 | |
| 3434 operand immI_1_31() %{ | |
| 3435 predicate(n->get_int() >= 1 && n->get_int() <= 31); | |
| 3436 match(ConI); | |
| 3437 op_cost(0); | |
| 3438 | |
| 3439 format %{ %} | |
| 3440 interface(CONST_INTER); | |
| 3441 %} | |
| 3442 | |
| 3443 // Integer Immediate: the values 32-63 | |
| 3444 operand immI_32_63() %{ | |
| 3445 predicate(n->get_int() >= 32 && n->get_int() <= 63); | |
| 3446 match(ConI); | |
| 3447 op_cost(0); | |
| 3448 | |
| 3449 format %{ %} | |
| 3450 interface(CONST_INTER); | |
| 3451 %} | |
| 3452 | |
| 785 | 3453 // Immediates for special shifts (sign extend) |
| 3454 | |
| 3455 // Integer Immediate: the value 16 | |
| 3456 operand immI_16() %{ | |
| 3457 predicate(n->get_int() == 16); | |
| 3458 match(ConI); | |
| 3459 op_cost(0); | |
| 3460 | |
| 3461 format %{ %} | |
| 3462 interface(CONST_INTER); | |
| 3463 %} | |
| 3464 | |
| 3465 // Integer Immediate: the value 24 | |
| 3466 operand immI_24() %{ | |
| 3467 predicate(n->get_int() == 24); | |
| 3468 match(ConI); | |
| 3469 op_cost(0); | |
| 3470 | |
| 3471 format %{ %} | |
| 3472 interface(CONST_INTER); | |
| 3473 %} | |
| 3474 | |
| 0 | 3475 // Integer Immediate: the value 255 |
| 3476 operand immI_255() %{ | |
| 3477 predicate( n->get_int() == 255 ); | |
| 3478 match(ConI); | |
| 3479 op_cost(0); | |
| 3480 | |
| 3481 format %{ %} | |
| 3482 interface(CONST_INTER); | |
| 3483 %} | |
| 3484 | |
| 785 | 3485 // Integer Immediate: the value 65535 |
| 3486 operand immI_65535() %{ | |
| 3487 predicate(n->get_int() == 65535); | |
| 3488 match(ConI); | |
| 3489 op_cost(0); | |
| 3490 | |
| 3491 format %{ %} | |
| 3492 interface(CONST_INTER); | |
| 3493 %} | |
| 3494 | |
| 0 | 3495 // Long Immediate: the value FF |
| 3496 operand immL_FF() %{ | |
| 3497 predicate( n->get_long() == 0xFFL ); | |
| 3498 match(ConL); | |
| 3499 op_cost(0); | |
| 3500 | |
| 3501 format %{ %} | |
| 3502 interface(CONST_INTER); | |
| 3503 %} | |
| 3504 | |
| 3505 // Long Immediate: the value FFFF | |
| 3506 operand immL_FFFF() %{ | |
| 3507 predicate( n->get_long() == 0xFFFFL ); | |
| 3508 match(ConL); | |
| 3509 op_cost(0); | |
| 3510 | |
| 3511 format %{ %} | |
| 3512 interface(CONST_INTER); | |
| 3513 %} | |
| 3514 | |
| 3515 // Pointer Immediate: 32 or 64-bit | |
| 3516 operand immP() %{ | |
| 3517 match(ConP); | |
| 3518 | |
| 3519 op_cost(5); | |
| 3520 // formats are generated automatically for constants and base registers | |
| 3521 format %{ %} | |
| 3522 interface(CONST_INTER); | |
| 3523 %} | |
| 3524 | |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3525 #ifdef _LP64 |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3526 // Pointer Immediate: 64-bit |
| 2008 | 3527 operand immP_set() %{ |
| 2080 | 3528 predicate(!VM_Version::is_niagara_plus()); |
| 2008 | 3529 match(ConP); |
| 3530 | |
| 3531 op_cost(5); | |
| 3532 // formats are generated automatically for constants and base registers | |
| 3533 format %{ %} | |
| 3534 interface(CONST_INTER); | |
| 3535 %} | |
| 3536 | |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3537 // Pointer Immediate: 64-bit |
| 2008 | 3538 // From Niagara2 processors on a load should be better than materializing. |
| 3539 operand immP_load() %{ | |
| 2080 | 3540 predicate(VM_Version::is_niagara_plus() && (n->bottom_type()->isa_oop_ptr() || (MacroAssembler::insts_for_set(n->get_ptr()) > 3))); |
| 2008 | 3541 match(ConP); |
| 3542 | |
| 3543 op_cost(5); | |
| 3544 // formats are generated automatically for constants and base registers | |
| 3545 format %{ %} | |
| 3546 interface(CONST_INTER); | |
| 3547 %} | |
| 3548 | |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3549 // Pointer Immediate: 64-bit |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3550 operand immP_no_oop_cheap() %{ |
| 2080 | 3551 predicate(VM_Version::is_niagara_plus() && !n->bottom_type()->isa_oop_ptr() && (MacroAssembler::insts_for_set(n->get_ptr()) <= 3)); |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3552 match(ConP); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3553 |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3554 op_cost(5); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3555 // formats are generated automatically for constants and base registers |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3556 format %{ %} |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3557 interface(CONST_INTER); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3558 %} |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3559 #endif |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
3560 |
| 0 | 3561 operand immP13() %{ |
| 3562 predicate((-4096 < n->get_ptr()) && (n->get_ptr() <= 4095)); | |
| 3563 match(ConP); | |
| 3564 op_cost(0); | |
| 3565 | |
| 3566 format %{ %} | |
| 3567 interface(CONST_INTER); | |
| 3568 %} | |
| 3569 | |
| 3570 operand immP0() %{ | |
| 3571 predicate(n->get_ptr() == 0); | |
| 3572 match(ConP); | |
| 3573 op_cost(0); | |
| 3574 | |
| 3575 format %{ %} | |
| 3576 interface(CONST_INTER); | |
| 3577 %} | |
| 3578 | |
| 3579 operand immP_poll() %{ | |
| 3580 predicate(n->get_ptr() != 0 && n->get_ptr() == (intptr_t)os::get_polling_page()); | |
| 3581 match(ConP); | |
| 3582 | |
| 3583 // formats are generated automatically for constants and base registers | |
| 3584 format %{ %} | |
| 3585 interface(CONST_INTER); | |
| 3586 %} | |
| 3587 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3588 // Pointer Immediate |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3589 operand immN() |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3590 %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3591 match(ConN); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3592 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3593 op_cost(10); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3594 format %{ %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3595 interface(CONST_INTER); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3596 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3597 |
|
6848
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3598 operand immNKlass() |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3599 %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3600 match(ConNKlass); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3601 |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3602 op_cost(10); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3603 format %{ %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3604 interface(CONST_INTER); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3605 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
3606 |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3607 // NULL Pointer Immediate |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3608 operand immN0() |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3609 %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3610 predicate(n->get_narrowcon() == 0); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3611 match(ConN); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3612 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3613 op_cost(0); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3614 format %{ %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3615 interface(CONST_INTER); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3616 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3617 |
| 0 | 3618 operand immL() %{ |
| 3619 match(ConL); | |
| 3620 op_cost(40); | |
| 3621 // formats are generated automatically for constants and base registers | |
| 3622 format %{ %} | |
| 3623 interface(CONST_INTER); | |
| 3624 %} | |
| 3625 | |
| 3626 operand immL0() %{ | |
| 3627 predicate(n->get_long() == 0L); | |
| 3628 match(ConL); | |
| 3629 op_cost(0); | |
| 3630 // formats are generated automatically for constants and base registers | |
| 3631 format %{ %} | |
| 3632 interface(CONST_INTER); | |
| 3633 %} | |
| 3634 | |
| 3851 | 3635 // Integer Immediate: 5-bit |
| 3636 operand immL5() %{ | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
3637 predicate(n->get_long() == (int)n->get_long() && Assembler::is_simm5((int)n->get_long())); |
| 3851 | 3638 match(ConL); |
| 3639 op_cost(0); | |
| 3640 format %{ %} | |
| 3641 interface(CONST_INTER); | |
| 3642 %} | |
| 3643 | |
| 0 | 3644 // Long Immediate: 13-bit |
| 3645 operand immL13() %{ | |
| 3646 predicate((-4096L < n->get_long()) && (n->get_long() <= 4095L)); | |
| 3647 match(ConL); | |
| 3648 op_cost(0); | |
| 3649 | |
| 3650 format %{ %} | |
| 3651 interface(CONST_INTER); | |
| 3652 %} | |
| 3653 | |
| 785 | 3654 // Long Immediate: 13-bit minus 7 |
| 3655 operand immL13m7() %{ | |
| 3656 predicate((-4096L < n->get_long()) && ((n->get_long() + 7L) <= 4095L)); | |
| 3657 match(ConL); | |
| 3658 op_cost(0); | |
| 3659 | |
| 3660 format %{ %} | |
| 3661 interface(CONST_INTER); | |
| 3662 %} | |
| 3663 | |
| 0 | 3664 // Long Immediate: low 32-bit mask |
| 3665 operand immL_32bits() %{ | |
| 3666 predicate(n->get_long() == 0xFFFFFFFFL); | |
| 3667 match(ConL); | |
| 3668 op_cost(0); | |
| 3669 | |
| 3670 format %{ %} | |
| 3671 interface(CONST_INTER); | |
| 3672 %} | |
| 3673 | |
| 2008 | 3674 // Long Immediate: cheap (materialize in <= 3 instructions) |
| 3675 operand immL_cheap() %{ | |
| 2080 | 3676 predicate(!VM_Version::is_niagara_plus() || MacroAssembler::insts_for_set64(n->get_long()) <= 3); |
| 2008 | 3677 match(ConL); |
| 3678 op_cost(0); | |
| 3679 | |
| 3680 format %{ %} | |
| 3681 interface(CONST_INTER); | |
| 3682 %} | |
| 3683 | |
| 3684 // Long Immediate: expensive (materialize in > 3 instructions) | |
| 3685 operand immL_expensive() %{ | |
| 2080 | 3686 predicate(VM_Version::is_niagara_plus() && MacroAssembler::insts_for_set64(n->get_long()) > 3); |
| 2008 | 3687 match(ConL); |
| 3688 op_cost(0); | |
| 3689 | |
| 3690 format %{ %} | |
| 3691 interface(CONST_INTER); | |
| 3692 %} | |
| 3693 | |
| 0 | 3694 // Double Immediate |
| 3695 operand immD() %{ | |
| 3696 match(ConD); | |
| 3697 | |
| 3698 op_cost(40); | |
| 3699 format %{ %} | |
| 3700 interface(CONST_INTER); | |
| 3701 %} | |
| 3702 | |
| 3703 operand immD0() %{ | |
| 3704 #ifdef _LP64 | |
| 3705 // on 64-bit architectures this comparision is faster | |
| 3706 predicate(jlong_cast(n->getd()) == 0); | |
| 3707 #else | |
| 3708 predicate((n->getd() == 0) && (fpclass(n->getd()) == FP_PZERO)); | |
| 3709 #endif | |
| 3710 match(ConD); | |
| 3711 | |
| 3712 op_cost(0); | |
| 3713 format %{ %} | |
| 3714 interface(CONST_INTER); | |
| 3715 %} | |
| 3716 | |
| 3717 // Float Immediate | |
| 3718 operand immF() %{ | |
| 3719 match(ConF); | |
| 3720 | |
| 3721 op_cost(20); | |
| 3722 format %{ %} | |
| 3723 interface(CONST_INTER); | |
| 3724 %} | |
| 3725 | |
| 3726 // Float Immediate: 0 | |
| 3727 operand immF0() %{ | |
| 3728 predicate((n->getf() == 0) && (fpclass(n->getf()) == FP_PZERO)); | |
| 3729 match(ConF); | |
| 3730 | |
| 3731 op_cost(0); | |
| 3732 format %{ %} | |
| 3733 interface(CONST_INTER); | |
| 3734 %} | |
| 3735 | |
| 3736 // Integer Register Operands | |
| 3737 // Integer Register | |
| 3738 operand iRegI() %{ | |
| 3739 constraint(ALLOC_IN_RC(int_reg)); | |
| 3740 match(RegI); | |
| 3741 | |
| 3742 match(notemp_iRegI); | |
| 3743 match(g1RegI); | |
| 3744 match(o0RegI); | |
| 3745 match(iRegIsafe); | |
| 3746 | |
| 3747 format %{ %} | |
| 3748 interface(REG_INTER); | |
| 3749 %} | |
| 3750 | |
| 3751 operand notemp_iRegI() %{ | |
| 3752 constraint(ALLOC_IN_RC(notemp_int_reg)); | |
| 3753 match(RegI); | |
| 3754 | |
| 3755 match(o0RegI); | |
| 3756 | |
| 3757 format %{ %} | |
| 3758 interface(REG_INTER); | |
| 3759 %} | |
| 3760 | |
| 3761 operand o0RegI() %{ | |
| 3762 constraint(ALLOC_IN_RC(o0_regI)); | |
| 3763 match(iRegI); | |
| 3764 | |
| 3765 format %{ %} | |
| 3766 interface(REG_INTER); | |
| 3767 %} | |
| 3768 | |
| 3769 // Pointer Register | |
| 3770 operand iRegP() %{ | |
| 3771 constraint(ALLOC_IN_RC(ptr_reg)); | |
| 3772 match(RegP); | |
| 3773 | |
| 3774 match(lock_ptr_RegP); | |
| 3775 match(g1RegP); | |
| 3776 match(g2RegP); | |
| 3777 match(g3RegP); | |
| 3778 match(g4RegP); | |
| 3779 match(i0RegP); | |
| 3780 match(o0RegP); | |
| 3781 match(o1RegP); | |
| 3782 match(l7RegP); | |
| 3783 | |
| 3784 format %{ %} | |
| 3785 interface(REG_INTER); | |
| 3786 %} | |
| 3787 | |
| 3788 operand sp_ptr_RegP() %{ | |
| 3789 constraint(ALLOC_IN_RC(sp_ptr_reg)); | |
| 3790 match(RegP); | |
| 3791 match(iRegP); | |
| 3792 | |
| 3793 format %{ %} | |
| 3794 interface(REG_INTER); | |
| 3795 %} | |
| 3796 | |
| 3797 operand lock_ptr_RegP() %{ | |
| 3798 constraint(ALLOC_IN_RC(lock_ptr_reg)); | |
| 3799 match(RegP); | |
| 3800 match(i0RegP); | |
| 3801 match(o0RegP); | |
| 3802 match(o1RegP); | |
| 3803 match(l7RegP); | |
| 3804 | |
| 3805 format %{ %} | |
| 3806 interface(REG_INTER); | |
| 3807 %} | |
| 3808 | |
| 3809 operand g1RegP() %{ | |
| 3810 constraint(ALLOC_IN_RC(g1_regP)); | |
| 3811 match(iRegP); | |
| 3812 | |
| 3813 format %{ %} | |
| 3814 interface(REG_INTER); | |
| 3815 %} | |
| 3816 | |
| 3817 operand g2RegP() %{ | |
| 3818 constraint(ALLOC_IN_RC(g2_regP)); | |
| 3819 match(iRegP); | |
| 3820 | |
| 3821 format %{ %} | |
| 3822 interface(REG_INTER); | |
| 3823 %} | |
| 3824 | |
| 3825 operand g3RegP() %{ | |
| 3826 constraint(ALLOC_IN_RC(g3_regP)); | |
| 3827 match(iRegP); | |
| 3828 | |
| 3829 format %{ %} | |
| 3830 interface(REG_INTER); | |
| 3831 %} | |
| 3832 | |
| 3833 operand g1RegI() %{ | |
| 3834 constraint(ALLOC_IN_RC(g1_regI)); | |
| 3835 match(iRegI); | |
| 3836 | |
| 3837 format %{ %} | |
| 3838 interface(REG_INTER); | |
| 3839 %} | |
| 3840 | |
| 3841 operand g3RegI() %{ | |
| 3842 constraint(ALLOC_IN_RC(g3_regI)); | |
| 3843 match(iRegI); | |
| 3844 | |
| 3845 format %{ %} | |
| 3846 interface(REG_INTER); | |
| 3847 %} | |
| 3848 | |
| 3849 operand g4RegI() %{ | |
| 3850 constraint(ALLOC_IN_RC(g4_regI)); | |
| 3851 match(iRegI); | |
| 3852 | |
| 3853 format %{ %} | |
| 3854 interface(REG_INTER); | |
| 3855 %} | |
| 3856 | |
| 3857 operand g4RegP() %{ | |
| 3858 constraint(ALLOC_IN_RC(g4_regP)); | |
| 3859 match(iRegP); | |
| 3860 | |
| 3861 format %{ %} | |
| 3862 interface(REG_INTER); | |
| 3863 %} | |
| 3864 | |
| 3865 operand i0RegP() %{ | |
| 3866 constraint(ALLOC_IN_RC(i0_regP)); | |
| 3867 match(iRegP); | |
| 3868 | |
| 3869 format %{ %} | |
| 3870 interface(REG_INTER); | |
| 3871 %} | |
| 3872 | |
| 3873 operand o0RegP() %{ | |
| 3874 constraint(ALLOC_IN_RC(o0_regP)); | |
| 3875 match(iRegP); | |
| 3876 | |
| 3877 format %{ %} | |
| 3878 interface(REG_INTER); | |
| 3879 %} | |
| 3880 | |
| 3881 operand o1RegP() %{ | |
| 3882 constraint(ALLOC_IN_RC(o1_regP)); | |
| 3883 match(iRegP); | |
| 3884 | |
| 3885 format %{ %} | |
| 3886 interface(REG_INTER); | |
| 3887 %} | |
| 3888 | |
| 3889 operand o2RegP() %{ | |
| 3890 constraint(ALLOC_IN_RC(o2_regP)); | |
| 3891 match(iRegP); | |
| 3892 | |
| 3893 format %{ %} | |
| 3894 interface(REG_INTER); | |
| 3895 %} | |
| 3896 | |
| 3897 operand o7RegP() %{ | |
| 3898 constraint(ALLOC_IN_RC(o7_regP)); | |
| 3899 match(iRegP); | |
| 3900 | |
| 3901 format %{ %} | |
| 3902 interface(REG_INTER); | |
| 3903 %} | |
| 3904 | |
| 3905 operand l7RegP() %{ | |
| 3906 constraint(ALLOC_IN_RC(l7_regP)); | |
| 3907 match(iRegP); | |
| 3908 | |
| 3909 format %{ %} | |
| 3910 interface(REG_INTER); | |
| 3911 %} | |
| 3912 | |
| 3913 operand o7RegI() %{ | |
| 3914 constraint(ALLOC_IN_RC(o7_regI)); | |
| 3915 match(iRegI); | |
| 3916 | |
| 3917 format %{ %} | |
| 3918 interface(REG_INTER); | |
| 3919 %} | |
| 3920 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3921 operand iRegN() %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3922 constraint(ALLOC_IN_RC(int_reg)); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3923 match(RegN); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3924 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3925 format %{ %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3926 interface(REG_INTER); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3927 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
3928 |
| 0 | 3929 // Long Register |
| 3930 operand iRegL() %{ | |
| 3931 constraint(ALLOC_IN_RC(long_reg)); | |
| 3932 match(RegL); | |
| 3933 | |
| 3934 format %{ %} | |
| 3935 interface(REG_INTER); | |
| 3936 %} | |
| 3937 | |
| 3938 operand o2RegL() %{ | |
| 3939 constraint(ALLOC_IN_RC(o2_regL)); | |
| 3940 match(iRegL); | |
| 3941 | |
| 3942 format %{ %} | |
| 3943 interface(REG_INTER); | |
| 3944 %} | |
| 3945 | |
| 3946 operand o7RegL() %{ | |
| 3947 constraint(ALLOC_IN_RC(o7_regL)); | |
| 3948 match(iRegL); | |
| 3949 | |
| 3950 format %{ %} | |
| 3951 interface(REG_INTER); | |
| 3952 %} | |
| 3953 | |
| 3954 operand g1RegL() %{ | |
| 3955 constraint(ALLOC_IN_RC(g1_regL)); | |
| 3956 match(iRegL); | |
| 3957 | |
| 3958 format %{ %} | |
| 3959 interface(REG_INTER); | |
| 3960 %} | |
| 3961 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3962 operand g3RegL() %{ |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3963 constraint(ALLOC_IN_RC(g3_regL)); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3964 match(iRegL); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3965 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3966 format %{ %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3967 interface(REG_INTER); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3968 %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
3969 |
| 0 | 3970 // Int Register safe |
| 3971 // This is 64bit safe | |
| 3972 operand iRegIsafe() %{ | |
| 3973 constraint(ALLOC_IN_RC(long_reg)); | |
| 3974 | |
| 3975 match(iRegI); | |
| 3976 | |
| 3977 format %{ %} | |
| 3978 interface(REG_INTER); | |
| 3979 %} | |
| 3980 | |
| 3981 // Condition Code Flag Register | |
| 3982 operand flagsReg() %{ | |
| 3983 constraint(ALLOC_IN_RC(int_flags)); | |
| 3984 match(RegFlags); | |
| 3985 | |
| 3986 format %{ "ccr" %} // both ICC and XCC | |
| 3987 interface(REG_INTER); | |
| 3988 %} | |
| 3989 | |
| 3990 // Condition Code Register, unsigned comparisons. | |
| 3991 operand flagsRegU() %{ | |
| 3992 constraint(ALLOC_IN_RC(int_flags)); | |
| 3993 match(RegFlags); | |
| 3994 | |
| 3995 format %{ "icc_U" %} | |
| 3996 interface(REG_INTER); | |
| 3997 %} | |
| 3998 | |
| 3999 // Condition Code Register, pointer comparisons. | |
| 4000 operand flagsRegP() %{ | |
| 4001 constraint(ALLOC_IN_RC(int_flags)); | |
| 4002 match(RegFlags); | |
| 4003 | |
| 4004 #ifdef _LP64 | |
| 4005 format %{ "xcc_P" %} | |
| 4006 #else | |
| 4007 format %{ "icc_P" %} | |
| 4008 #endif | |
| 4009 interface(REG_INTER); | |
| 4010 %} | |
| 4011 | |
| 4012 // Condition Code Register, long comparisons. | |
| 4013 operand flagsRegL() %{ | |
| 4014 constraint(ALLOC_IN_RC(int_flags)); | |
| 4015 match(RegFlags); | |
| 4016 | |
| 4017 format %{ "xcc_L" %} | |
| 4018 interface(REG_INTER); | |
| 4019 %} | |
| 4020 | |
| 4021 // Condition Code Register, floating comparisons, unordered same as "less". | |
| 4022 operand flagsRegF() %{ | |
| 4023 constraint(ALLOC_IN_RC(float_flags)); | |
| 4024 match(RegFlags); | |
| 4025 match(flagsRegF0); | |
| 4026 | |
| 4027 format %{ %} | |
| 4028 interface(REG_INTER); | |
| 4029 %} | |
| 4030 | |
| 4031 operand flagsRegF0() %{ | |
| 4032 constraint(ALLOC_IN_RC(float_flag0)); | |
| 4033 match(RegFlags); | |
| 4034 | |
| 4035 format %{ %} | |
| 4036 interface(REG_INTER); | |
| 4037 %} | |
| 4038 | |
| 4039 | |
| 4040 // Condition Code Flag Register used by long compare | |
| 4041 operand flagsReg_long_LTGE() %{ | |
| 4042 constraint(ALLOC_IN_RC(int_flags)); | |
| 4043 match(RegFlags); | |
| 4044 format %{ "icc_LTGE" %} | |
| 4045 interface(REG_INTER); | |
| 4046 %} | |
| 4047 operand flagsReg_long_EQNE() %{ | |
| 4048 constraint(ALLOC_IN_RC(int_flags)); | |
| 4049 match(RegFlags); | |
| 4050 format %{ "icc_EQNE" %} | |
| 4051 interface(REG_INTER); | |
| 4052 %} | |
| 4053 operand flagsReg_long_LEGT() %{ | |
| 4054 constraint(ALLOC_IN_RC(int_flags)); | |
| 4055 match(RegFlags); | |
| 4056 format %{ "icc_LEGT" %} | |
| 4057 interface(REG_INTER); | |
| 4058 %} | |
| 4059 | |
| 4060 | |
| 4061 operand regD() %{ | |
| 4062 constraint(ALLOC_IN_RC(dflt_reg)); | |
| 4063 match(RegD); | |
| 4064 | |
| 551 | 4065 match(regD_low); |
| 4066 | |
| 0 | 4067 format %{ %} |
| 4068 interface(REG_INTER); | |
| 4069 %} | |
| 4070 | |
| 4071 operand regF() %{ | |
| 4072 constraint(ALLOC_IN_RC(sflt_reg)); | |
| 4073 match(RegF); | |
| 4074 | |
| 4075 format %{ %} | |
| 4076 interface(REG_INTER); | |
| 4077 %} | |
| 4078 | |
| 4079 operand regD_low() %{ | |
| 4080 constraint(ALLOC_IN_RC(dflt_low_reg)); | |
| 551 | 4081 match(regD); |
| 0 | 4082 |
| 4083 format %{ %} | |
| 4084 interface(REG_INTER); | |
| 4085 %} | |
| 4086 | |
| 4087 // Special Registers | |
| 4088 | |
| 4089 // Method Register | |
| 4090 operand inline_cache_regP(iRegP reg) %{ | |
| 4091 constraint(ALLOC_IN_RC(g5_regP)); // G5=inline_cache_reg but uses 2 bits instead of 1 | |
| 4092 match(reg); | |
| 4093 format %{ %} | |
| 4094 interface(REG_INTER); | |
| 4095 %} | |
| 4096 | |
| 4097 operand interpreter_method_oop_regP(iRegP reg) %{ | |
| 4098 constraint(ALLOC_IN_RC(g5_regP)); // G5=interpreter_method_oop_reg but uses 2 bits instead of 1 | |
| 4099 match(reg); | |
| 4100 format %{ %} | |
| 4101 interface(REG_INTER); | |
| 4102 %} | |
| 4103 | |
| 4104 | |
| 4105 //----------Complex Operands--------------------------------------------------- | |
| 4106 // Indirect Memory Reference | |
| 4107 operand indirect(sp_ptr_RegP reg) %{ | |
| 4108 constraint(ALLOC_IN_RC(sp_ptr_reg)); | |
| 4109 match(reg); | |
| 4110 | |
| 4111 op_cost(100); | |
| 4112 format %{ "[$reg]" %} | |
| 4113 interface(MEMORY_INTER) %{ | |
| 4114 base($reg); | |
| 4115 index(0x0); | |
| 4116 scale(0x0); | |
| 4117 disp(0x0); | |
| 4118 %} | |
| 4119 %} | |
| 4120 | |
| 785 | 4121 // Indirect with simm13 Offset |
| 0 | 4122 operand indOffset13(sp_ptr_RegP reg, immX13 offset) %{ |
| 4123 constraint(ALLOC_IN_RC(sp_ptr_reg)); | |
| 4124 match(AddP reg offset); | |
| 4125 | |
| 4126 op_cost(100); | |
| 4127 format %{ "[$reg + $offset]" %} | |
| 4128 interface(MEMORY_INTER) %{ | |
| 4129 base($reg); | |
| 4130 index(0x0); | |
| 4131 scale(0x0); | |
| 4132 disp($offset); | |
| 4133 %} | |
| 4134 %} | |
| 4135 | |
| 785 | 4136 // Indirect with simm13 Offset minus 7 |
| 4137 operand indOffset13m7(sp_ptr_RegP reg, immX13m7 offset) %{ | |
| 4138 constraint(ALLOC_IN_RC(sp_ptr_reg)); | |
| 4139 match(AddP reg offset); | |
| 4140 | |
| 4141 op_cost(100); | |
| 4142 format %{ "[$reg + $offset]" %} | |
| 4143 interface(MEMORY_INTER) %{ | |
| 4144 base($reg); | |
| 4145 index(0x0); | |
| 4146 scale(0x0); | |
| 4147 disp($offset); | |
| 4148 %} | |
| 4149 %} | |
| 4150 | |
| 0 | 4151 // Note: Intel has a swapped version also, like this: |
| 4152 //operand indOffsetX(iRegI reg, immP offset) %{ | |
| 4153 // constraint(ALLOC_IN_RC(int_reg)); | |
| 4154 // match(AddP offset reg); | |
| 4155 // | |
| 4156 // op_cost(100); | |
| 4157 // format %{ "[$reg + $offset]" %} | |
| 4158 // interface(MEMORY_INTER) %{ | |
| 4159 // base($reg); | |
| 4160 // index(0x0); | |
| 4161 // scale(0x0); | |
| 4162 // disp($offset); | |
| 4163 // %} | |
| 4164 //%} | |
| 4165 //// However, it doesn't make sense for SPARC, since | |
| 4166 // we have no particularly good way to embed oops in | |
| 4167 // single instructions. | |
| 4168 | |
| 4169 // Indirect with Register Index | |
| 4170 operand indIndex(iRegP addr, iRegX index) %{ | |
| 4171 constraint(ALLOC_IN_RC(ptr_reg)); | |
| 4172 match(AddP addr index); | |
| 4173 | |
| 4174 op_cost(100); | |
| 4175 format %{ "[$addr + $index]" %} | |
| 4176 interface(MEMORY_INTER) %{ | |
| 4177 base($addr); | |
| 4178 index($index); | |
| 4179 scale(0x0); | |
| 4180 disp(0x0); | |
| 4181 %} | |
| 4182 %} | |
| 4183 | |
| 4184 //----------Special Memory Operands-------------------------------------------- | |
| 4185 // Stack Slot Operand - This operand is used for loading and storing temporary | |
| 4186 // values on the stack where a match requires a value to | |
| 4187 // flow through memory. | |
| 4188 operand stackSlotI(sRegI reg) %{ | |
| 4189 constraint(ALLOC_IN_RC(stack_slots)); | |
| 4190 op_cost(100); | |
| 4191 //match(RegI); | |
| 4192 format %{ "[$reg]" %} | |
| 4193 interface(MEMORY_INTER) %{ | |
| 4194 base(0xE); // R_SP | |
| 4195 index(0x0); | |
| 4196 scale(0x0); | |
| 4197 disp($reg); // Stack Offset | |
| 4198 %} | |
| 4199 %} | |
| 4200 | |
| 4201 operand stackSlotP(sRegP reg) %{ | |
| 4202 constraint(ALLOC_IN_RC(stack_slots)); | |
| 4203 op_cost(100); | |
| 4204 //match(RegP); | |
| 4205 format %{ "[$reg]" %} | |
| 4206 interface(MEMORY_INTER) %{ | |
| 4207 base(0xE); // R_SP | |
| 4208 index(0x0); | |
| 4209 scale(0x0); | |
| 4210 disp($reg); // Stack Offset | |
| 4211 %} | |
| 4212 %} | |
| 4213 | |
| 4214 operand stackSlotF(sRegF reg) %{ | |
| 4215 constraint(ALLOC_IN_RC(stack_slots)); | |
| 4216 op_cost(100); | |
| 4217 //match(RegF); | |
| 4218 format %{ "[$reg]" %} | |
| 4219 interface(MEMORY_INTER) %{ | |
| 4220 base(0xE); // R_SP | |
| 4221 index(0x0); | |
| 4222 scale(0x0); | |
| 4223 disp($reg); // Stack Offset | |
| 4224 %} | |
| 4225 %} | |
| 4226 operand stackSlotD(sRegD reg) %{ | |
| 4227 constraint(ALLOC_IN_RC(stack_slots)); | |
| 4228 op_cost(100); | |
| 4229 //match(RegD); | |
| 4230 format %{ "[$reg]" %} | |
| 4231 interface(MEMORY_INTER) %{ | |
| 4232 base(0xE); // R_SP | |
| 4233 index(0x0); | |
| 4234 scale(0x0); | |
| 4235 disp($reg); // Stack Offset | |
| 4236 %} | |
| 4237 %} | |
| 4238 operand stackSlotL(sRegL reg) %{ | |
| 4239 constraint(ALLOC_IN_RC(stack_slots)); | |
| 4240 op_cost(100); | |
| 4241 //match(RegL); | |
| 4242 format %{ "[$reg]" %} | |
| 4243 interface(MEMORY_INTER) %{ | |
| 4244 base(0xE); // R_SP | |
| 4245 index(0x0); | |
| 4246 scale(0x0); | |
| 4247 disp($reg); // Stack Offset | |
| 4248 %} | |
| 4249 %} | |
| 4250 | |
| 4251 // Operands for expressing Control Flow | |
| 4252 // NOTE: Label is a predefined operand which should not be redefined in | |
| 4253 // the AD file. It is generically handled within the ADLC. | |
| 4254 | |
| 4255 //----------Conditional Branch Operands---------------------------------------- | |
| 4256 // Comparison Op - This is the operation of the comparison, and is limited to | |
| 4257 // the following set of codes: | |
| 4258 // L (<), LE (<=), G (>), GE (>=), E (==), NE (!=) | |
| 4259 // | |
| 4260 // Other attributes of the comparison, such as unsignedness, are specified | |
| 4261 // by the comparison instruction that sets a condition code flags register. | |
| 4262 // That result is represented by a flags operand whose subtype is appropriate | |
| 4263 // to the unsignedness (etc.) of the comparison. | |
| 4264 // | |
| 4265 // Later, the instruction which matches both the Comparison Op (a Bool) and | |
| 4266 // the flags (produced by the Cmp) specifies the coding of the comparison op | |
| 4267 // by matching a specific subtype of Bool operand below, such as cmpOpU. | |
| 4268 | |
| 4269 operand cmpOp() %{ | |
| 4270 match(Bool); | |
| 4271 | |
| 4272 format %{ "" %} | |
| 4273 interface(COND_INTER) %{ | |
| 4274 equal(0x1); | |
| 4275 not_equal(0x9); | |
| 4276 less(0x3); | |
| 4277 greater_equal(0xB); | |
| 4278 less_equal(0x2); | |
| 4279 greater(0xA); | |
| 12323 | 4280 overflow(0x7); |
| 4281 no_overflow(0xF); | |
| 0 | 4282 %} |
| 4283 %} | |
| 4284 | |
| 4285 // Comparison Op, unsigned | |
| 4286 operand cmpOpU() %{ | |
| 4287 match(Bool); | |
| 12323 | 4288 predicate(n->as_Bool()->_test._test != BoolTest::overflow && |
| 4289 n->as_Bool()->_test._test != BoolTest::no_overflow); | |
| 0 | 4290 |
| 4291 format %{ "u" %} | |
| 4292 interface(COND_INTER) %{ | |
| 4293 equal(0x1); | |
| 4294 not_equal(0x9); | |
| 4295 less(0x5); | |
| 4296 greater_equal(0xD); | |
| 4297 less_equal(0x4); | |
| 4298 greater(0xC); | |
| 12323 | 4299 overflow(0x7); |
| 4300 no_overflow(0xF); | |
| 0 | 4301 %} |
| 4302 %} | |
| 4303 | |
| 4304 // Comparison Op, pointer (same as unsigned) | |
| 4305 operand cmpOpP() %{ | |
| 4306 match(Bool); | |
| 12323 | 4307 predicate(n->as_Bool()->_test._test != BoolTest::overflow && |
| 4308 n->as_Bool()->_test._test != BoolTest::no_overflow); | |
| 0 | 4309 |
| 4310 format %{ "p" %} | |
| 4311 interface(COND_INTER) %{ | |
| 4312 equal(0x1); | |
| 4313 not_equal(0x9); | |
| 4314 less(0x5); | |
| 4315 greater_equal(0xD); | |
| 4316 less_equal(0x4); | |
| 4317 greater(0xC); | |
| 12323 | 4318 overflow(0x7); |
| 4319 no_overflow(0xF); | |
| 0 | 4320 %} |
| 4321 %} | |
| 4322 | |
| 4323 // Comparison Op, branch-register encoding | |
| 4324 operand cmpOp_reg() %{ | |
| 4325 match(Bool); | |
| 12323 | 4326 predicate(n->as_Bool()->_test._test != BoolTest::overflow && |
| 4327 n->as_Bool()->_test._test != BoolTest::no_overflow); | |
| 0 | 4328 |
| 4329 format %{ "" %} | |
| 4330 interface(COND_INTER) %{ | |
| 4331 equal (0x1); | |
| 4332 not_equal (0x5); | |
| 4333 less (0x3); | |
| 4334 greater_equal(0x7); | |
| 4335 less_equal (0x2); | |
| 4336 greater (0x6); | |
| 12323 | 4337 overflow(0x7); // not supported |
| 4338 no_overflow(0xF); // not supported | |
| 0 | 4339 %} |
| 4340 %} | |
| 4341 | |
| 4342 // Comparison Code, floating, unordered same as less | |
| 4343 operand cmpOpF() %{ | |
| 4344 match(Bool); | |
| 12323 | 4345 predicate(n->as_Bool()->_test._test != BoolTest::overflow && |
| 4346 n->as_Bool()->_test._test != BoolTest::no_overflow); | |
| 0 | 4347 |
| 4348 format %{ "fl" %} | |
| 4349 interface(COND_INTER) %{ | |
| 4350 equal(0x9); | |
| 4351 not_equal(0x1); | |
| 4352 less(0x3); | |
| 4353 greater_equal(0xB); | |
| 4354 less_equal(0xE); | |
| 4355 greater(0x6); | |
| 12323 | 4356 |
| 4357 overflow(0x7); // not supported | |
| 4358 no_overflow(0xF); // not supported | |
| 0 | 4359 %} |
| 4360 %} | |
| 4361 | |
| 4362 // Used by long compare | |
| 4363 operand cmpOp_commute() %{ | |
| 4364 match(Bool); | |
| 12323 | 4365 predicate(n->as_Bool()->_test._test != BoolTest::overflow && |
| 4366 n->as_Bool()->_test._test != BoolTest::no_overflow); | |
| 0 | 4367 |
| 4368 format %{ "" %} | |
| 4369 interface(COND_INTER) %{ | |
| 4370 equal(0x1); | |
| 4371 not_equal(0x9); | |
| 4372 less(0xA); | |
| 4373 greater_equal(0x2); | |
| 4374 less_equal(0xB); | |
| 4375 greater(0x3); | |
| 12323 | 4376 overflow(0x7); |
| 4377 no_overflow(0xF); | |
| 0 | 4378 %} |
| 4379 %} | |
| 4380 | |
| 4381 //----------OPERAND CLASSES---------------------------------------------------- | |
| 4382 // Operand Classes are groups of operands that are used to simplify | |
| 605 | 4383 // instruction definitions by not requiring the AD writer to specify separate |
| 0 | 4384 // instructions for every form of operand when the instruction accepts |
| 4385 // multiple operand types with the same basic encoding and format. The classic | |
| 4386 // case of this is memory operands. | |
| 4387 opclass memory( indirect, indOffset13, indIndex ); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
4388 opclass indIndexMemory( indIndex ); |
| 0 | 4389 |
| 4390 //----------PIPELINE----------------------------------------------------------- | |
| 4391 pipeline %{ | |
| 4392 | |
| 4393 //----------ATTRIBUTES--------------------------------------------------------- | |
| 4394 attributes %{ | |
| 4395 fixed_size_instructions; // Fixed size instructions | |
| 4396 branch_has_delay_slot; // Branch has delay slot following | |
| 4397 max_instructions_per_bundle = 4; // Up to 4 instructions per bundle | |
| 4398 instruction_unit_size = 4; // An instruction is 4 bytes long | |
| 4399 instruction_fetch_unit_size = 16; // The processor fetches one line | |
| 4400 instruction_fetch_units = 1; // of 16 bytes | |
| 4401 | |
| 4402 // List of nop instructions | |
| 4403 nops( Nop_A0, Nop_A1, Nop_MS, Nop_FA, Nop_BR ); | |
| 4404 %} | |
| 4405 | |
| 4406 //----------RESOURCES---------------------------------------------------------- | |
| 4407 // Resources are the functional units available to the machine | |
| 4408 resources(A0, A1, MS, BR, FA, FM, IDIV, FDIV, IALU = A0 | A1); | |
| 4409 | |
| 4410 //----------PIPELINE DESCRIPTION----------------------------------------------- | |
| 4411 // Pipeline Description specifies the stages in the machine's pipeline | |
| 4412 | |
| 4413 pipe_desc(A, P, F, B, I, J, S, R, E, C, M, W, X, T, D); | |
| 4414 | |
| 4415 //----------PIPELINE CLASSES--------------------------------------------------- | |
| 4416 // Pipeline Classes describe the stages in which input and output are | |
| 4417 // referenced by the hardware pipeline. | |
| 4418 | |
| 4419 // Integer ALU reg-reg operation | |
| 4420 pipe_class ialu_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 4421 single_instruction; | |
| 4422 dst : E(write); | |
| 4423 src1 : R(read); | |
| 4424 src2 : R(read); | |
| 4425 IALU : R; | |
| 4426 %} | |
| 4427 | |
| 4428 // Integer ALU reg-reg long operation | |
| 4429 pipe_class ialu_reg_reg_2(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 4430 instruction_count(2); | |
| 4431 dst : E(write); | |
| 4432 src1 : R(read); | |
| 4433 src2 : R(read); | |
| 4434 IALU : R; | |
| 4435 IALU : R; | |
| 4436 %} | |
| 4437 | |
| 4438 // Integer ALU reg-reg long dependent operation | |
| 4439 pipe_class ialu_reg_reg_2_dep(iRegL dst, iRegL src1, iRegL src2, flagsReg cr) %{ | |
| 4440 instruction_count(1); multiple_bundles; | |
| 4441 dst : E(write); | |
| 4442 src1 : R(read); | |
| 4443 src2 : R(read); | |
| 4444 cr : E(write); | |
| 4445 IALU : R(2); | |
| 4446 %} | |
| 4447 | |
| 4448 // Integer ALU reg-imm operaion | |
| 4449 pipe_class ialu_reg_imm(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 4450 single_instruction; | |
| 4451 dst : E(write); | |
| 4452 src1 : R(read); | |
| 4453 IALU : R; | |
| 4454 %} | |
| 4455 | |
| 4456 // Integer ALU reg-reg operation with condition code | |
| 4457 pipe_class ialu_cc_reg_reg(iRegI dst, iRegI src1, iRegI src2, flagsReg cr) %{ | |
| 4458 single_instruction; | |
| 4459 dst : E(write); | |
| 4460 cr : E(write); | |
| 4461 src1 : R(read); | |
| 4462 src2 : R(read); | |
| 4463 IALU : R; | |
| 4464 %} | |
| 4465 | |
| 4466 // Integer ALU reg-imm operation with condition code | |
| 4467 pipe_class ialu_cc_reg_imm(iRegI dst, iRegI src1, immI13 src2, flagsReg cr) %{ | |
| 4468 single_instruction; | |
| 4469 dst : E(write); | |
| 4470 cr : E(write); | |
| 4471 src1 : R(read); | |
| 4472 IALU : R; | |
| 4473 %} | |
| 4474 | |
| 4475 // Integer ALU zero-reg operation | |
| 4476 pipe_class ialu_zero_reg(iRegI dst, immI0 zero, iRegI src2) %{ | |
| 4477 single_instruction; | |
| 4478 dst : E(write); | |
| 4479 src2 : R(read); | |
| 4480 IALU : R; | |
| 4481 %} | |
| 4482 | |
| 4483 // Integer ALU zero-reg operation with condition code only | |
| 4484 pipe_class ialu_cconly_zero_reg(flagsReg cr, iRegI src) %{ | |
| 4485 single_instruction; | |
| 4486 cr : E(write); | |
| 4487 src : R(read); | |
| 4488 IALU : R; | |
| 4489 %} | |
| 4490 | |
| 4491 // Integer ALU reg-reg operation with condition code only | |
| 4492 pipe_class ialu_cconly_reg_reg(flagsReg cr, iRegI src1, iRegI src2) %{ | |
| 4493 single_instruction; | |
| 4494 cr : E(write); | |
| 4495 src1 : R(read); | |
| 4496 src2 : R(read); | |
| 4497 IALU : R; | |
| 4498 %} | |
| 4499 | |
| 4500 // Integer ALU reg-imm operation with condition code only | |
| 4501 pipe_class ialu_cconly_reg_imm(flagsReg cr, iRegI src1, immI13 src2) %{ | |
| 4502 single_instruction; | |
| 4503 cr : E(write); | |
| 4504 src1 : R(read); | |
| 4505 IALU : R; | |
| 4506 %} | |
| 4507 | |
| 4508 // Integer ALU reg-reg-zero operation with condition code only | |
| 4509 pipe_class ialu_cconly_reg_reg_zero(flagsReg cr, iRegI src1, iRegI src2, immI0 zero) %{ | |
| 4510 single_instruction; | |
| 4511 cr : E(write); | |
| 4512 src1 : R(read); | |
| 4513 src2 : R(read); | |
| 4514 IALU : R; | |
| 4515 %} | |
| 4516 | |
| 4517 // Integer ALU reg-imm-zero operation with condition code only | |
| 4518 pipe_class ialu_cconly_reg_imm_zero(flagsReg cr, iRegI src1, immI13 src2, immI0 zero) %{ | |
| 4519 single_instruction; | |
| 4520 cr : E(write); | |
| 4521 src1 : R(read); | |
| 4522 IALU : R; | |
| 4523 %} | |
| 4524 | |
| 4525 // Integer ALU reg-reg operation with condition code, src1 modified | |
| 4526 pipe_class ialu_cc_rwreg_reg(flagsReg cr, iRegI src1, iRegI src2) %{ | |
| 4527 single_instruction; | |
| 4528 cr : E(write); | |
| 4529 src1 : E(write); | |
| 4530 src1 : R(read); | |
| 4531 src2 : R(read); | |
| 4532 IALU : R; | |
| 4533 %} | |
| 4534 | |
| 4535 // Integer ALU reg-imm operation with condition code, src1 modified | |
| 4536 pipe_class ialu_cc_rwreg_imm(flagsReg cr, iRegI src1, immI13 src2) %{ | |
| 4537 single_instruction; | |
| 4538 cr : E(write); | |
| 4539 src1 : E(write); | |
| 4540 src1 : R(read); | |
| 4541 IALU : R; | |
| 4542 %} | |
| 4543 | |
| 4544 pipe_class cmpL_reg(iRegI dst, iRegL src1, iRegL src2, flagsReg cr ) %{ | |
| 4545 multiple_bundles; | |
| 4546 dst : E(write)+4; | |
| 4547 cr : E(write); | |
| 4548 src1 : R(read); | |
| 4549 src2 : R(read); | |
| 4550 IALU : R(3); | |
| 4551 BR : R(2); | |
| 4552 %} | |
| 4553 | |
| 4554 // Integer ALU operation | |
| 4555 pipe_class ialu_none(iRegI dst) %{ | |
| 4556 single_instruction; | |
| 4557 dst : E(write); | |
| 4558 IALU : R; | |
| 4559 %} | |
| 4560 | |
| 4561 // Integer ALU reg operation | |
| 4562 pipe_class ialu_reg(iRegI dst, iRegI src) %{ | |
| 4563 single_instruction; may_have_no_code; | |
| 4564 dst : E(write); | |
| 4565 src : R(read); | |
| 4566 IALU : R; | |
| 4567 %} | |
| 4568 | |
| 4569 // Integer ALU reg conditional operation | |
| 4570 // This instruction has a 1 cycle stall, and cannot execute | |
| 4571 // in the same cycle as the instruction setting the condition | |
| 4572 // code. We kludge this by pretending to read the condition code | |
| 4573 // 1 cycle earlier, and by marking the functional units as busy | |
| 4574 // for 2 cycles with the result available 1 cycle later than | |
| 4575 // is really the case. | |
| 4576 pipe_class ialu_reg_flags( iRegI op2_out, iRegI op2_in, iRegI op1, flagsReg cr ) %{ | |
| 4577 single_instruction; | |
| 4578 op2_out : C(write); | |
| 4579 op1 : R(read); | |
| 4580 cr : R(read); // This is really E, with a 1 cycle stall | |
| 4581 BR : R(2); | |
| 4582 MS : R(2); | |
| 4583 %} | |
| 4584 | |
| 4585 #ifdef _LP64 | |
| 4586 pipe_class ialu_clr_and_mover( iRegI dst, iRegP src ) %{ | |
| 4587 instruction_count(1); multiple_bundles; | |
| 4588 dst : C(write)+1; | |
| 4589 src : R(read)+1; | |
| 4590 IALU : R(1); | |
| 4591 BR : E(2); | |
| 4592 MS : E(2); | |
| 4593 %} | |
| 4594 #endif | |
| 4595 | |
| 4596 // Integer ALU reg operation | |
| 4597 pipe_class ialu_move_reg_L_to_I(iRegI dst, iRegL src) %{ | |
| 4598 single_instruction; may_have_no_code; | |
| 4599 dst : E(write); | |
| 4600 src : R(read); | |
| 4601 IALU : R; | |
| 4602 %} | |
| 4603 pipe_class ialu_move_reg_I_to_L(iRegL dst, iRegI src) %{ | |
| 4604 single_instruction; may_have_no_code; | |
| 4605 dst : E(write); | |
| 4606 src : R(read); | |
| 4607 IALU : R; | |
| 4608 %} | |
| 4609 | |
| 4610 // Two integer ALU reg operations | |
| 4611 pipe_class ialu_reg_2(iRegL dst, iRegL src) %{ | |
| 4612 instruction_count(2); | |
| 4613 dst : E(write); | |
| 4614 src : R(read); | |
| 4615 A0 : R; | |
| 4616 A1 : R; | |
| 4617 %} | |
| 4618 | |
| 4619 // Two integer ALU reg operations | |
| 4620 pipe_class ialu_move_reg_L_to_L(iRegL dst, iRegL src) %{ | |
| 4621 instruction_count(2); may_have_no_code; | |
| 4622 dst : E(write); | |
| 4623 src : R(read); | |
| 4624 A0 : R; | |
| 4625 A1 : R; | |
| 4626 %} | |
| 4627 | |
| 4628 // Integer ALU imm operation | |
| 4629 pipe_class ialu_imm(iRegI dst, immI13 src) %{ | |
| 4630 single_instruction; | |
| 4631 dst : E(write); | |
| 4632 IALU : R; | |
| 4633 %} | |
| 4634 | |
| 4635 // Integer ALU reg-reg with carry operation | |
| 4636 pipe_class ialu_reg_reg_cy(iRegI dst, iRegI src1, iRegI src2, iRegI cy) %{ | |
| 4637 single_instruction; | |
| 4638 dst : E(write); | |
| 4639 src1 : R(read); | |
| 4640 src2 : R(read); | |
| 4641 IALU : R; | |
| 4642 %} | |
| 4643 | |
| 4644 // Integer ALU cc operation | |
| 4645 pipe_class ialu_cc(iRegI dst, flagsReg cc) %{ | |
| 4646 single_instruction; | |
| 4647 dst : E(write); | |
| 4648 cc : R(read); | |
| 4649 IALU : R; | |
| 4650 %} | |
| 4651 | |
| 4652 // Integer ALU cc / second IALU operation | |
| 4653 pipe_class ialu_reg_ialu( iRegI dst, iRegI src ) %{ | |
| 4654 instruction_count(1); multiple_bundles; | |
| 4655 dst : E(write)+1; | |
| 4656 src : R(read); | |
| 4657 IALU : R; | |
| 4658 %} | |
| 4659 | |
| 4660 // Integer ALU cc / second IALU operation | |
| 4661 pipe_class ialu_reg_reg_ialu( iRegI dst, iRegI p, iRegI q ) %{ | |
| 4662 instruction_count(1); multiple_bundles; | |
| 4663 dst : E(write)+1; | |
| 4664 p : R(read); | |
| 4665 q : R(read); | |
| 4666 IALU : R; | |
| 4667 %} | |
| 4668 | |
| 4669 // Integer ALU hi-lo-reg operation | |
| 4670 pipe_class ialu_hi_lo_reg(iRegI dst, immI src) %{ | |
| 4671 instruction_count(1); multiple_bundles; | |
| 4672 dst : E(write)+1; | |
| 4673 IALU : R(2); | |
| 4674 %} | |
| 4675 | |
| 4676 // Float ALU hi-lo-reg operation (with temp) | |
| 4677 pipe_class ialu_hi_lo_reg_temp(regF dst, immF src, g3RegP tmp) %{ | |
| 4678 instruction_count(1); multiple_bundles; | |
| 4679 dst : E(write)+1; | |
| 4680 IALU : R(2); | |
| 4681 %} | |
| 4682 | |
| 4683 // Long Constant | |
| 4684 pipe_class loadConL( iRegL dst, immL src ) %{ | |
| 4685 instruction_count(2); multiple_bundles; | |
| 4686 dst : E(write)+1; | |
| 4687 IALU : R(2); | |
| 4688 IALU : R(2); | |
| 4689 %} | |
| 4690 | |
| 4691 // Pointer Constant | |
| 4692 pipe_class loadConP( iRegP dst, immP src ) %{ | |
| 4693 instruction_count(0); multiple_bundles; | |
| 4694 fixed_latency(6); | |
| 4695 %} | |
| 4696 | |
| 4697 // Polling Address | |
| 4698 pipe_class loadConP_poll( iRegP dst, immP_poll src ) %{ | |
| 4699 #ifdef _LP64 | |
| 4700 instruction_count(0); multiple_bundles; | |
| 4701 fixed_latency(6); | |
| 4702 #else | |
| 4703 dst : E(write); | |
| 4704 IALU : R; | |
| 4705 #endif | |
| 4706 %} | |
| 4707 | |
| 4708 // Long Constant small | |
| 4709 pipe_class loadConLlo( iRegL dst, immL src ) %{ | |
| 4710 instruction_count(2); | |
| 4711 dst : E(write); | |
| 4712 IALU : R; | |
| 4713 IALU : R; | |
| 4714 %} | |
| 4715 | |
| 4716 // [PHH] This is wrong for 64-bit. See LdImmF/D. | |
| 4717 pipe_class loadConFD(regF dst, immF src, g3RegP tmp) %{ | |
| 4718 instruction_count(1); multiple_bundles; | |
| 4719 src : R(read); | |
| 4720 dst : M(write)+1; | |
| 4721 IALU : R; | |
| 4722 MS : E; | |
| 4723 %} | |
| 4724 | |
| 4725 // Integer ALU nop operation | |
| 4726 pipe_class ialu_nop() %{ | |
| 4727 single_instruction; | |
| 4728 IALU : R; | |
| 4729 %} | |
| 4730 | |
| 4731 // Integer ALU nop operation | |
| 4732 pipe_class ialu_nop_A0() %{ | |
| 4733 single_instruction; | |
| 4734 A0 : R; | |
| 4735 %} | |
| 4736 | |
| 4737 // Integer ALU nop operation | |
| 4738 pipe_class ialu_nop_A1() %{ | |
| 4739 single_instruction; | |
| 4740 A1 : R; | |
| 4741 %} | |
| 4742 | |
| 4743 // Integer Multiply reg-reg operation | |
| 4744 pipe_class imul_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 4745 single_instruction; | |
| 4746 dst : E(write); | |
| 4747 src1 : R(read); | |
| 4748 src2 : R(read); | |
| 4749 MS : R(5); | |
| 4750 %} | |
| 4751 | |
| 4752 // Integer Multiply reg-imm operation | |
| 4753 pipe_class imul_reg_imm(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 4754 single_instruction; | |
| 4755 dst : E(write); | |
| 4756 src1 : R(read); | |
| 4757 MS : R(5); | |
| 4758 %} | |
| 4759 | |
| 4760 pipe_class mulL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 4761 single_instruction; | |
| 4762 dst : E(write)+4; | |
| 4763 src1 : R(read); | |
| 4764 src2 : R(read); | |
| 4765 MS : R(6); | |
| 4766 %} | |
| 4767 | |
| 4768 pipe_class mulL_reg_imm(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 4769 single_instruction; | |
| 4770 dst : E(write)+4; | |
| 4771 src1 : R(read); | |
| 4772 MS : R(6); | |
| 4773 %} | |
| 4774 | |
| 4775 // Integer Divide reg-reg | |
| 4776 pipe_class sdiv_reg_reg(iRegI dst, iRegI src1, iRegI src2, iRegI temp, flagsReg cr) %{ | |
| 4777 instruction_count(1); multiple_bundles; | |
| 4778 dst : E(write); | |
| 4779 temp : E(write); | |
| 4780 src1 : R(read); | |
| 4781 src2 : R(read); | |
| 4782 temp : R(read); | |
| 4783 MS : R(38); | |
| 4784 %} | |
| 4785 | |
| 4786 // Integer Divide reg-imm | |
| 4787 pipe_class sdiv_reg_imm(iRegI dst, iRegI src1, immI13 src2, iRegI temp, flagsReg cr) %{ | |
| 4788 instruction_count(1); multiple_bundles; | |
| 4789 dst : E(write); | |
| 4790 temp : E(write); | |
| 4791 src1 : R(read); | |
| 4792 temp : R(read); | |
| 4793 MS : R(38); | |
| 4794 %} | |
| 4795 | |
| 4796 // Long Divide | |
| 4797 pipe_class divL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 4798 dst : E(write)+71; | |
| 4799 src1 : R(read); | |
| 4800 src2 : R(read)+1; | |
| 4801 MS : R(70); | |
| 4802 %} | |
| 4803 | |
| 4804 pipe_class divL_reg_imm(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 4805 dst : E(write)+71; | |
| 4806 src1 : R(read); | |
| 4807 MS : R(70); | |
| 4808 %} | |
| 4809 | |
| 4810 // Floating Point Add Float | |
| 4811 pipe_class faddF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 4812 single_instruction; | |
| 4813 dst : X(write); | |
| 4814 src1 : E(read); | |
| 4815 src2 : E(read); | |
| 4816 FA : R; | |
| 4817 %} | |
| 4818 | |
| 4819 // Floating Point Add Double | |
| 4820 pipe_class faddD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 4821 single_instruction; | |
| 4822 dst : X(write); | |
| 4823 src1 : E(read); | |
| 4824 src2 : E(read); | |
| 4825 FA : R; | |
| 4826 %} | |
| 4827 | |
| 4828 // Floating Point Conditional Move based on integer flags | |
| 4829 pipe_class int_conditional_float_move (cmpOp cmp, flagsReg cr, regF dst, regF src) %{ | |
| 4830 single_instruction; | |
| 4831 dst : X(write); | |
| 4832 src : E(read); | |
| 4833 cr : R(read); | |
| 4834 FA : R(2); | |
| 4835 BR : R(2); | |
| 4836 %} | |
| 4837 | |
| 4838 // Floating Point Conditional Move based on integer flags | |
| 4839 pipe_class int_conditional_double_move (cmpOp cmp, flagsReg cr, regD dst, regD src) %{ | |
| 4840 single_instruction; | |
| 4841 dst : X(write); | |
| 4842 src : E(read); | |
| 4843 cr : R(read); | |
| 4844 FA : R(2); | |
| 4845 BR : R(2); | |
| 4846 %} | |
| 4847 | |
| 4848 // Floating Point Multiply Float | |
| 4849 pipe_class fmulF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 4850 single_instruction; | |
| 4851 dst : X(write); | |
| 4852 src1 : E(read); | |
| 4853 src2 : E(read); | |
| 4854 FM : R; | |
| 4855 %} | |
| 4856 | |
| 4857 // Floating Point Multiply Double | |
| 4858 pipe_class fmulD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 4859 single_instruction; | |
| 4860 dst : X(write); | |
| 4861 src1 : E(read); | |
| 4862 src2 : E(read); | |
| 4863 FM : R; | |
| 4864 %} | |
| 4865 | |
| 4866 // Floating Point Divide Float | |
| 4867 pipe_class fdivF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 4868 single_instruction; | |
| 4869 dst : X(write); | |
| 4870 src1 : E(read); | |
| 4871 src2 : E(read); | |
| 4872 FM : R; | |
| 4873 FDIV : C(14); | |
| 4874 %} | |
| 4875 | |
| 4876 // Floating Point Divide Double | |
| 4877 pipe_class fdivD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 4878 single_instruction; | |
| 4879 dst : X(write); | |
| 4880 src1 : E(read); | |
| 4881 src2 : E(read); | |
| 4882 FM : R; | |
| 4883 FDIV : C(17); | |
| 4884 %} | |
| 4885 | |
| 4886 // Floating Point Move/Negate/Abs Float | |
| 4887 pipe_class faddF_reg(regF dst, regF src) %{ | |
| 4888 single_instruction; | |
| 4889 dst : W(write); | |
| 4890 src : E(read); | |
| 4891 FA : R(1); | |
| 4892 %} | |
| 4893 | |
| 4894 // Floating Point Move/Negate/Abs Double | |
| 4895 pipe_class faddD_reg(regD dst, regD src) %{ | |
| 4896 single_instruction; | |
| 4897 dst : W(write); | |
| 4898 src : E(read); | |
| 4899 FA : R; | |
| 4900 %} | |
| 4901 | |
| 4902 // Floating Point Convert F->D | |
| 4903 pipe_class fcvtF2D(regD dst, regF src) %{ | |
| 4904 single_instruction; | |
| 4905 dst : X(write); | |
| 4906 src : E(read); | |
| 4907 FA : R; | |
| 4908 %} | |
| 4909 | |
| 4910 // Floating Point Convert I->D | |
| 4911 pipe_class fcvtI2D(regD dst, regF src) %{ | |
| 4912 single_instruction; | |
| 4913 dst : X(write); | |
| 4914 src : E(read); | |
| 4915 FA : R; | |
| 4916 %} | |
| 4917 | |
| 4918 // Floating Point Convert LHi->D | |
| 4919 pipe_class fcvtLHi2D(regD dst, regD src) %{ | |
| 4920 single_instruction; | |
| 4921 dst : X(write); | |
| 4922 src : E(read); | |
| 4923 FA : R; | |
| 4924 %} | |
| 4925 | |
| 4926 // Floating Point Convert L->D | |
| 4927 pipe_class fcvtL2D(regD dst, regF src) %{ | |
| 4928 single_instruction; | |
| 4929 dst : X(write); | |
| 4930 src : E(read); | |
| 4931 FA : R; | |
| 4932 %} | |
| 4933 | |
| 4934 // Floating Point Convert L->F | |
| 4935 pipe_class fcvtL2F(regD dst, regF src) %{ | |
| 4936 single_instruction; | |
| 4937 dst : X(write); | |
| 4938 src : E(read); | |
| 4939 FA : R; | |
| 4940 %} | |
| 4941 | |
| 4942 // Floating Point Convert D->F | |
| 4943 pipe_class fcvtD2F(regD dst, regF src) %{ | |
| 4944 single_instruction; | |
| 4945 dst : X(write); | |
| 4946 src : E(read); | |
| 4947 FA : R; | |
| 4948 %} | |
| 4949 | |
| 4950 // Floating Point Convert I->L | |
| 4951 pipe_class fcvtI2L(regD dst, regF src) %{ | |
| 4952 single_instruction; | |
| 4953 dst : X(write); | |
| 4954 src : E(read); | |
| 4955 FA : R; | |
| 4956 %} | |
| 4957 | |
| 4958 // Floating Point Convert D->F | |
| 4959 pipe_class fcvtD2I(regF dst, regD src, flagsReg cr) %{ | |
| 4960 instruction_count(1); multiple_bundles; | |
| 4961 dst : X(write)+6; | |
| 4962 src : E(read); | |
| 4963 FA : R; | |
| 4964 %} | |
| 4965 | |
| 4966 // Floating Point Convert D->L | |
| 4967 pipe_class fcvtD2L(regD dst, regD src, flagsReg cr) %{ | |
| 4968 instruction_count(1); multiple_bundles; | |
| 4969 dst : X(write)+6; | |
| 4970 src : E(read); | |
| 4971 FA : R; | |
| 4972 %} | |
| 4973 | |
| 4974 // Floating Point Convert F->I | |
| 4975 pipe_class fcvtF2I(regF dst, regF src, flagsReg cr) %{ | |
| 4976 instruction_count(1); multiple_bundles; | |
| 4977 dst : X(write)+6; | |
| 4978 src : E(read); | |
| 4979 FA : R; | |
| 4980 %} | |
| 4981 | |
| 4982 // Floating Point Convert F->L | |
| 4983 pipe_class fcvtF2L(regD dst, regF src, flagsReg cr) %{ | |
| 4984 instruction_count(1); multiple_bundles; | |
| 4985 dst : X(write)+6; | |
| 4986 src : E(read); | |
| 4987 FA : R; | |
| 4988 %} | |
| 4989 | |
| 4990 // Floating Point Convert I->F | |
| 4991 pipe_class fcvtI2F(regF dst, regF src) %{ | |
| 4992 single_instruction; | |
| 4993 dst : X(write); | |
| 4994 src : E(read); | |
| 4995 FA : R; | |
| 4996 %} | |
| 4997 | |
| 4998 // Floating Point Compare | |
| 4999 pipe_class faddF_fcc_reg_reg_zero(flagsRegF cr, regF src1, regF src2, immI0 zero) %{ | |
| 5000 single_instruction; | |
| 5001 cr : X(write); | |
| 5002 src1 : E(read); | |
| 5003 src2 : E(read); | |
| 5004 FA : R; | |
| 5005 %} | |
| 5006 | |
| 5007 // Floating Point Compare | |
| 5008 pipe_class faddD_fcc_reg_reg_zero(flagsRegF cr, regD src1, regD src2, immI0 zero) %{ | |
| 5009 single_instruction; | |
| 5010 cr : X(write); | |
| 5011 src1 : E(read); | |
| 5012 src2 : E(read); | |
| 5013 FA : R; | |
| 5014 %} | |
| 5015 | |
| 5016 // Floating Add Nop | |
| 5017 pipe_class fadd_nop() %{ | |
| 5018 single_instruction; | |
| 5019 FA : R; | |
| 5020 %} | |
| 5021 | |
| 5022 // Integer Store to Memory | |
| 5023 pipe_class istore_mem_reg(memory mem, iRegI src) %{ | |
| 5024 single_instruction; | |
| 5025 mem : R(read); | |
| 5026 src : C(read); | |
| 5027 MS : R; | |
| 5028 %} | |
| 5029 | |
| 5030 // Integer Store to Memory | |
| 5031 pipe_class istore_mem_spORreg(memory mem, sp_ptr_RegP src) %{ | |
| 5032 single_instruction; | |
| 5033 mem : R(read); | |
| 5034 src : C(read); | |
| 5035 MS : R; | |
| 5036 %} | |
| 5037 | |
| 5038 // Integer Store Zero to Memory | |
| 5039 pipe_class istore_mem_zero(memory mem, immI0 src) %{ | |
| 5040 single_instruction; | |
| 5041 mem : R(read); | |
| 5042 MS : R; | |
| 5043 %} | |
| 5044 | |
| 5045 // Special Stack Slot Store | |
| 5046 pipe_class istore_stk_reg(stackSlotI stkSlot, iRegI src) %{ | |
| 5047 single_instruction; | |
| 5048 stkSlot : R(read); | |
| 5049 src : C(read); | |
| 5050 MS : R; | |
| 5051 %} | |
| 5052 | |
| 5053 // Special Stack Slot Store | |
| 5054 pipe_class lstoreI_stk_reg(stackSlotL stkSlot, iRegI src) %{ | |
| 5055 instruction_count(2); multiple_bundles; | |
| 5056 stkSlot : R(read); | |
| 5057 src : C(read); | |
| 5058 MS : R(2); | |
| 5059 %} | |
| 5060 | |
| 5061 // Float Store | |
| 5062 pipe_class fstoreF_mem_reg(memory mem, RegF src) %{ | |
| 5063 single_instruction; | |
| 5064 mem : R(read); | |
| 5065 src : C(read); | |
| 5066 MS : R; | |
| 5067 %} | |
| 5068 | |
| 5069 // Float Store | |
| 5070 pipe_class fstoreF_mem_zero(memory mem, immF0 src) %{ | |
| 5071 single_instruction; | |
| 5072 mem : R(read); | |
| 5073 MS : R; | |
| 5074 %} | |
| 5075 | |
| 5076 // Double Store | |
| 5077 pipe_class fstoreD_mem_reg(memory mem, RegD src) %{ | |
| 5078 instruction_count(1); | |
| 5079 mem : R(read); | |
| 5080 src : C(read); | |
| 5081 MS : R; | |
| 5082 %} | |
| 5083 | |
| 5084 // Double Store | |
| 5085 pipe_class fstoreD_mem_zero(memory mem, immD0 src) %{ | |
| 5086 single_instruction; | |
| 5087 mem : R(read); | |
| 5088 MS : R; | |
| 5089 %} | |
| 5090 | |
| 5091 // Special Stack Slot Float Store | |
| 5092 pipe_class fstoreF_stk_reg(stackSlotI stkSlot, RegF src) %{ | |
| 5093 single_instruction; | |
| 5094 stkSlot : R(read); | |
| 5095 src : C(read); | |
| 5096 MS : R; | |
| 5097 %} | |
| 5098 | |
| 5099 // Special Stack Slot Double Store | |
| 5100 pipe_class fstoreD_stk_reg(stackSlotI stkSlot, RegD src) %{ | |
| 5101 single_instruction; | |
| 5102 stkSlot : R(read); | |
| 5103 src : C(read); | |
| 5104 MS : R; | |
| 5105 %} | |
| 5106 | |
| 5107 // Integer Load (when sign bit propagation not needed) | |
| 5108 pipe_class iload_mem(iRegI dst, memory mem) %{ | |
| 5109 single_instruction; | |
| 5110 mem : R(read); | |
| 5111 dst : C(write); | |
| 5112 MS : R; | |
| 5113 %} | |
| 5114 | |
| 5115 // Integer Load from stack operand | |
| 5116 pipe_class iload_stkD(iRegI dst, stackSlotD mem ) %{ | |
| 5117 single_instruction; | |
| 5118 mem : R(read); | |
| 5119 dst : C(write); | |
| 5120 MS : R; | |
| 5121 %} | |
| 5122 | |
| 5123 // Integer Load (when sign bit propagation or masking is needed) | |
| 5124 pipe_class iload_mask_mem(iRegI dst, memory mem) %{ | |
| 5125 single_instruction; | |
| 5126 mem : R(read); | |
| 5127 dst : M(write); | |
| 5128 MS : R; | |
| 5129 %} | |
| 5130 | |
| 5131 // Float Load | |
| 5132 pipe_class floadF_mem(regF dst, memory mem) %{ | |
| 5133 single_instruction; | |
| 5134 mem : R(read); | |
| 5135 dst : M(write); | |
| 5136 MS : R; | |
| 5137 %} | |
| 5138 | |
| 5139 // Float Load | |
| 5140 pipe_class floadD_mem(regD dst, memory mem) %{ | |
| 5141 instruction_count(1); multiple_bundles; // Again, unaligned argument is only multiple case | |
| 5142 mem : R(read); | |
| 5143 dst : M(write); | |
| 5144 MS : R; | |
| 5145 %} | |
| 5146 | |
| 5147 // Float Load | |
| 5148 pipe_class floadF_stk(regF dst, stackSlotI stkSlot) %{ | |
| 5149 single_instruction; | |
| 5150 stkSlot : R(read); | |
| 5151 dst : M(write); | |
| 5152 MS : R; | |
| 5153 %} | |
| 5154 | |
| 5155 // Float Load | |
| 5156 pipe_class floadD_stk(regD dst, stackSlotI stkSlot) %{ | |
| 5157 single_instruction; | |
| 5158 stkSlot : R(read); | |
| 5159 dst : M(write); | |
| 5160 MS : R; | |
| 5161 %} | |
| 5162 | |
| 5163 // Memory Nop | |
| 5164 pipe_class mem_nop() %{ | |
| 5165 single_instruction; | |
| 5166 MS : R; | |
| 5167 %} | |
| 5168 | |
| 5169 pipe_class sethi(iRegP dst, immI src) %{ | |
| 5170 single_instruction; | |
| 5171 dst : E(write); | |
| 5172 IALU : R; | |
| 5173 %} | |
| 5174 | |
| 5175 pipe_class loadPollP(iRegP poll) %{ | |
| 5176 single_instruction; | |
| 5177 poll : R(read); | |
| 5178 MS : R; | |
| 5179 %} | |
| 5180 | |
| 5181 pipe_class br(Universe br, label labl) %{ | |
| 5182 single_instruction_with_delay_slot; | |
| 5183 BR : R; | |
| 5184 %} | |
| 5185 | |
| 5186 pipe_class br_cc(Universe br, cmpOp cmp, flagsReg cr, label labl) %{ | |
| 5187 single_instruction_with_delay_slot; | |
| 5188 cr : E(read); | |
| 5189 BR : R; | |
| 5190 %} | |
| 5191 | |
| 5192 pipe_class br_reg(Universe br, cmpOp cmp, iRegI op1, label labl) %{ | |
| 5193 single_instruction_with_delay_slot; | |
| 5194 op1 : E(read); | |
| 5195 BR : R; | |
| 5196 MS : R; | |
| 5197 %} | |
| 5198 | |
| 3851 | 5199 // Compare and branch |
| 5200 pipe_class cmp_br_reg_reg(Universe br, cmpOp cmp, iRegI src1, iRegI src2, label labl, flagsReg cr) %{ | |
| 5201 instruction_count(2); has_delay_slot; | |
| 5202 cr : E(write); | |
| 5203 src1 : R(read); | |
| 5204 src2 : R(read); | |
| 5205 IALU : R; | |
| 5206 BR : R; | |
| 5207 %} | |
| 5208 | |
| 5209 // Compare and branch | |
| 5210 pipe_class cmp_br_reg_imm(Universe br, cmpOp cmp, iRegI src1, immI13 src2, label labl, flagsReg cr) %{ | |
| 5211 instruction_count(2); has_delay_slot; | |
| 5212 cr : E(write); | |
| 5213 src1 : R(read); | |
| 5214 IALU : R; | |
| 5215 BR : R; | |
| 5216 %} | |
| 5217 | |
| 5218 // Compare and branch using cbcond | |
| 5219 pipe_class cbcond_reg_reg(Universe br, cmpOp cmp, iRegI src1, iRegI src2, label labl) %{ | |
| 5220 single_instruction; | |
| 5221 src1 : E(read); | |
| 5222 src2 : E(read); | |
| 5223 IALU : R; | |
| 5224 BR : R; | |
| 5225 %} | |
| 5226 | |
| 5227 // Compare and branch using cbcond | |
| 5228 pipe_class cbcond_reg_imm(Universe br, cmpOp cmp, iRegI src1, immI5 src2, label labl) %{ | |
| 5229 single_instruction; | |
| 5230 src1 : E(read); | |
| 5231 IALU : R; | |
| 5232 BR : R; | |
| 5233 %} | |
| 5234 | |
| 0 | 5235 pipe_class br_fcc(Universe br, cmpOpF cc, flagsReg cr, label labl) %{ |
| 5236 single_instruction_with_delay_slot; | |
| 5237 cr : E(read); | |
| 5238 BR : R; | |
| 5239 %} | |
| 5240 | |
| 5241 pipe_class br_nop() %{ | |
| 5242 single_instruction; | |
| 5243 BR : R; | |
| 5244 %} | |
| 5245 | |
| 5246 pipe_class simple_call(method meth) %{ | |
| 5247 instruction_count(2); multiple_bundles; force_serialization; | |
| 5248 fixed_latency(100); | |
| 5249 BR : R(1); | |
| 5250 MS : R(1); | |
| 5251 A0 : R(1); | |
| 5252 %} | |
| 5253 | |
| 5254 pipe_class compiled_call(method meth) %{ | |
| 5255 instruction_count(1); multiple_bundles; force_serialization; | |
| 5256 fixed_latency(100); | |
| 5257 MS : R(1); | |
| 5258 %} | |
| 5259 | |
| 5260 pipe_class call(method meth) %{ | |
| 5261 instruction_count(0); multiple_bundles; force_serialization; | |
| 5262 fixed_latency(100); | |
| 5263 %} | |
| 5264 | |
| 5265 pipe_class tail_call(Universe ignore, label labl) %{ | |
| 5266 single_instruction; has_delay_slot; | |
| 5267 fixed_latency(100); | |
| 5268 BR : R(1); | |
| 5269 MS : R(1); | |
| 5270 %} | |
| 5271 | |
| 5272 pipe_class ret(Universe ignore) %{ | |
| 5273 single_instruction; has_delay_slot; | |
| 5274 BR : R(1); | |
| 5275 MS : R(1); | |
| 5276 %} | |
| 5277 | |
| 5278 pipe_class ret_poll(g3RegP poll) %{ | |
| 5279 instruction_count(3); has_delay_slot; | |
| 5280 poll : E(read); | |
| 5281 MS : R; | |
| 5282 %} | |
| 5283 | |
| 5284 // The real do-nothing guy | |
| 5285 pipe_class empty( ) %{ | |
| 5286 instruction_count(0); | |
| 5287 %} | |
| 5288 | |
| 5289 pipe_class long_memory_op() %{ | |
| 5290 instruction_count(0); multiple_bundles; force_serialization; | |
| 5291 fixed_latency(25); | |
| 5292 MS : R(1); | |
| 5293 %} | |
| 5294 | |
| 5295 // Check-cast | |
| 5296 pipe_class partial_subtype_check_pipe(Universe ignore, iRegP array, iRegP match ) %{ | |
| 5297 array : R(read); | |
| 5298 match : R(read); | |
| 5299 IALU : R(2); | |
| 5300 BR : R(2); | |
| 5301 MS : R; | |
| 5302 %} | |
| 5303 | |
| 5304 // Convert FPU flags into +1,0,-1 | |
| 5305 pipe_class floating_cmp( iRegI dst, regF src1, regF src2 ) %{ | |
| 5306 src1 : E(read); | |
| 5307 src2 : E(read); | |
| 5308 dst : E(write); | |
| 5309 FA : R; | |
| 5310 MS : R(2); | |
| 5311 BR : R(2); | |
| 5312 %} | |
| 5313 | |
| 5314 // Compare for p < q, and conditionally add y | |
| 5315 pipe_class cadd_cmpltmask( iRegI p, iRegI q, iRegI y ) %{ | |
| 5316 p : E(read); | |
| 5317 q : E(read); | |
| 5318 y : E(read); | |
| 5319 IALU : R(3) | |
| 5320 %} | |
| 5321 | |
| 5322 // Perform a compare, then move conditionally in a branch delay slot. | |
| 5323 pipe_class min_max( iRegI src2, iRegI srcdst ) %{ | |
| 5324 src2 : E(read); | |
| 5325 srcdst : E(read); | |
| 5326 IALU : R; | |
| 5327 BR : R; | |
| 5328 %} | |
| 5329 | |
| 5330 // Define the class for the Nop node | |
| 5331 define %{ | |
| 5332 MachNop = ialu_nop; | |
| 5333 %} | |
| 5334 | |
| 5335 %} | |
| 5336 | |
| 5337 //----------INSTRUCTIONS------------------------------------------------------- | |
| 5338 | |
| 5339 //------------Special Stack Slot instructions - no match rules----------------- | |
| 5340 instruct stkI_to_regF(regF dst, stackSlotI src) %{ | |
| 5341 // No match rule to avoid chain rule match. | |
| 5342 effect(DEF dst, USE src); | |
| 5343 ins_cost(MEMORY_REF_COST); | |
| 5344 size(4); | |
| 5345 format %{ "LDF $src,$dst\t! stkI to regF" %} | |
| 5346 opcode(Assembler::ldf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5347 ins_encode(simple_form3_mem_reg(src, dst)); |
| 0 | 5348 ins_pipe(floadF_stk); |
| 5349 %} | |
| 5350 | |
| 5351 instruct stkL_to_regD(regD dst, stackSlotL src) %{ | |
| 5352 // No match rule to avoid chain rule match. | |
| 5353 effect(DEF dst, USE src); | |
| 5354 ins_cost(MEMORY_REF_COST); | |
| 5355 size(4); | |
| 5356 format %{ "LDDF $src,$dst\t! stkL to regD" %} | |
| 5357 opcode(Assembler::lddf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5358 ins_encode(simple_form3_mem_reg(src, dst)); |
| 0 | 5359 ins_pipe(floadD_stk); |
| 5360 %} | |
| 5361 | |
| 5362 instruct regF_to_stkI(stackSlotI dst, regF src) %{ | |
| 5363 // No match rule to avoid chain rule match. | |
| 5364 effect(DEF dst, USE src); | |
| 5365 ins_cost(MEMORY_REF_COST); | |
| 5366 size(4); | |
| 5367 format %{ "STF $src,$dst\t! regF to stkI" %} | |
| 5368 opcode(Assembler::stf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5369 ins_encode(simple_form3_mem_reg(dst, src)); |
| 0 | 5370 ins_pipe(fstoreF_stk_reg); |
| 5371 %} | |
| 5372 | |
| 5373 instruct regD_to_stkL(stackSlotL dst, regD src) %{ | |
| 5374 // No match rule to avoid chain rule match. | |
| 5375 effect(DEF dst, USE src); | |
| 5376 ins_cost(MEMORY_REF_COST); | |
| 5377 size(4); | |
| 5378 format %{ "STDF $src,$dst\t! regD to stkL" %} | |
| 5379 opcode(Assembler::stdf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5380 ins_encode(simple_form3_mem_reg(dst, src)); |
| 0 | 5381 ins_pipe(fstoreD_stk_reg); |
| 5382 %} | |
| 5383 | |
| 5384 instruct regI_to_stkLHi(stackSlotL dst, iRegI src) %{ | |
| 5385 effect(DEF dst, USE src); | |
| 5386 ins_cost(MEMORY_REF_COST*2); | |
| 5387 size(8); | |
| 5388 format %{ "STW $src,$dst.hi\t! long\n\t" | |
| 5389 "STW R_G0,$dst.lo" %} | |
| 5390 opcode(Assembler::stw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5391 ins_encode(simple_form3_mem_reg(dst, src), form3_mem_plus_4_reg(dst, R_G0)); |
| 0 | 5392 ins_pipe(lstoreI_stk_reg); |
| 5393 %} | |
| 5394 | |
| 5395 instruct regL_to_stkD(stackSlotD dst, iRegL src) %{ | |
| 5396 // No match rule to avoid chain rule match. | |
| 5397 effect(DEF dst, USE src); | |
| 5398 ins_cost(MEMORY_REF_COST); | |
| 5399 size(4); | |
| 5400 format %{ "STX $src,$dst\t! regL to stkD" %} | |
| 5401 opcode(Assembler::stx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5402 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 5403 ins_pipe(istore_stk_reg); |
| 5404 %} | |
| 5405 | |
| 5406 //---------- Chain stack slots between similar types -------- | |
| 5407 | |
| 5408 // Load integer from stack slot | |
| 5409 instruct stkI_to_regI( iRegI dst, stackSlotI src ) %{ | |
| 5410 match(Set dst src); | |
| 5411 ins_cost(MEMORY_REF_COST); | |
| 5412 | |
| 5413 size(4); | |
| 5414 format %{ "LDUW $src,$dst\t!stk" %} | |
| 5415 opcode(Assembler::lduw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5416 ins_encode(simple_form3_mem_reg( src, dst ) ); |
| 0 | 5417 ins_pipe(iload_mem); |
| 5418 %} | |
| 5419 | |
| 5420 // Store integer to stack slot | |
| 5421 instruct regI_to_stkI( stackSlotI dst, iRegI src ) %{ | |
| 5422 match(Set dst src); | |
| 5423 ins_cost(MEMORY_REF_COST); | |
| 5424 | |
| 5425 size(4); | |
| 5426 format %{ "STW $src,$dst\t!stk" %} | |
| 5427 opcode(Assembler::stw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5428 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 5429 ins_pipe(istore_mem_reg); |
| 5430 %} | |
| 5431 | |
| 5432 // Load long from stack slot | |
| 5433 instruct stkL_to_regL( iRegL dst, stackSlotL src ) %{ | |
| 5434 match(Set dst src); | |
| 5435 | |
| 5436 ins_cost(MEMORY_REF_COST); | |
| 5437 size(4); | |
| 5438 format %{ "LDX $src,$dst\t! long" %} | |
| 5439 opcode(Assembler::ldx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5440 ins_encode(simple_form3_mem_reg( src, dst ) ); |
| 0 | 5441 ins_pipe(iload_mem); |
| 5442 %} | |
| 5443 | |
| 5444 // Store long to stack slot | |
| 5445 instruct regL_to_stkL(stackSlotL dst, iRegL src) %{ | |
| 5446 match(Set dst src); | |
| 5447 | |
| 5448 ins_cost(MEMORY_REF_COST); | |
| 5449 size(4); | |
| 5450 format %{ "STX $src,$dst\t! long" %} | |
| 5451 opcode(Assembler::stx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5452 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 5453 ins_pipe(istore_mem_reg); |
| 5454 %} | |
| 5455 | |
| 5456 #ifdef _LP64 | |
| 5457 // Load pointer from stack slot, 64-bit encoding | |
| 5458 instruct stkP_to_regP( iRegP dst, stackSlotP src ) %{ | |
| 5459 match(Set dst src); | |
| 5460 ins_cost(MEMORY_REF_COST); | |
| 5461 size(4); | |
| 5462 format %{ "LDX $src,$dst\t!ptr" %} | |
| 5463 opcode(Assembler::ldx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5464 ins_encode(simple_form3_mem_reg( src, dst ) ); |
| 0 | 5465 ins_pipe(iload_mem); |
| 5466 %} | |
| 5467 | |
| 5468 // Store pointer to stack slot | |
| 5469 instruct regP_to_stkP(stackSlotP dst, iRegP src) %{ | |
| 5470 match(Set dst src); | |
| 5471 ins_cost(MEMORY_REF_COST); | |
| 5472 size(4); | |
| 5473 format %{ "STX $src,$dst\t!ptr" %} | |
| 5474 opcode(Assembler::stx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5475 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 5476 ins_pipe(istore_mem_reg); |
| 5477 %} | |
| 5478 #else // _LP64 | |
| 5479 // Load pointer from stack slot, 32-bit encoding | |
| 5480 instruct stkP_to_regP( iRegP dst, stackSlotP src ) %{ | |
| 5481 match(Set dst src); | |
| 5482 ins_cost(MEMORY_REF_COST); | |
| 5483 format %{ "LDUW $src,$dst\t!ptr" %} | |
| 5484 opcode(Assembler::lduw_op3, Assembler::ldst_op); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5485 ins_encode(simple_form3_mem_reg( src, dst ) ); |
| 0 | 5486 ins_pipe(iload_mem); |
| 5487 %} | |
| 5488 | |
| 5489 // Store pointer to stack slot | |
| 5490 instruct regP_to_stkP(stackSlotP dst, iRegP src) %{ | |
| 5491 match(Set dst src); | |
| 5492 ins_cost(MEMORY_REF_COST); | |
| 5493 format %{ "STW $src,$dst\t!ptr" %} | |
| 5494 opcode(Assembler::stw_op3, Assembler::ldst_op); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5495 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 5496 ins_pipe(istore_mem_reg); |
| 5497 %} | |
| 5498 #endif // _LP64 | |
| 5499 | |
| 5500 //------------Special Nop instructions for bundling - no match rules----------- | |
| 5501 // Nop using the A0 functional unit | |
| 5502 instruct Nop_A0() %{ | |
| 5503 ins_cost(0); | |
| 5504 | |
| 5505 format %{ "NOP ! Alu Pipeline" %} | |
| 5506 opcode(Assembler::or_op3, Assembler::arith_op); | |
| 5507 ins_encode( form2_nop() ); | |
| 5508 ins_pipe(ialu_nop_A0); | |
| 5509 %} | |
| 5510 | |
| 5511 // Nop using the A1 functional unit | |
| 5512 instruct Nop_A1( ) %{ | |
| 5513 ins_cost(0); | |
| 5514 | |
| 5515 format %{ "NOP ! Alu Pipeline" %} | |
| 5516 opcode(Assembler::or_op3, Assembler::arith_op); | |
| 5517 ins_encode( form2_nop() ); | |
| 5518 ins_pipe(ialu_nop_A1); | |
| 5519 %} | |
| 5520 | |
| 5521 // Nop using the memory functional unit | |
| 5522 instruct Nop_MS( ) %{ | |
| 5523 ins_cost(0); | |
| 5524 | |
| 5525 format %{ "NOP ! Memory Pipeline" %} | |
| 5526 ins_encode( emit_mem_nop ); | |
| 5527 ins_pipe(mem_nop); | |
| 5528 %} | |
| 5529 | |
| 5530 // Nop using the floating add functional unit | |
| 5531 instruct Nop_FA( ) %{ | |
| 5532 ins_cost(0); | |
| 5533 | |
| 5534 format %{ "NOP ! Floating Add Pipeline" %} | |
| 5535 ins_encode( emit_fadd_nop ); | |
| 5536 ins_pipe(fadd_nop); | |
| 5537 %} | |
| 5538 | |
| 5539 // Nop using the branch functional unit | |
| 5540 instruct Nop_BR( ) %{ | |
| 5541 ins_cost(0); | |
| 5542 | |
| 5543 format %{ "NOP ! Branch Pipeline" %} | |
| 5544 ins_encode( emit_br_nop ); | |
| 5545 ins_pipe(br_nop); | |
| 5546 %} | |
| 5547 | |
| 5548 //----------Load/Store/Move Instructions--------------------------------------- | |
| 5549 //----------Load Instructions-------------------------------------------------- | |
| 5550 // Load Byte (8bit signed) | |
| 5551 instruct loadB(iRegI dst, memory mem) %{ | |
| 5552 match(Set dst (LoadB mem)); | |
| 5553 ins_cost(MEMORY_REF_COST); | |
| 5554 | |
| 5555 size(4); | |
| 624 | 5556 format %{ "LDSB $mem,$dst\t! byte" %} |
| 727 | 5557 ins_encode %{ |
| 5558 __ ldsb($mem$$Address, $dst$$Register); | |
| 5559 %} | |
| 624 | 5560 ins_pipe(iload_mask_mem); |
| 5561 %} | |
| 5562 | |
| 5563 // Load Byte (8bit signed) into a Long Register | |
| 5564 instruct loadB2L(iRegL dst, memory mem) %{ | |
| 5565 match(Set dst (ConvI2L (LoadB mem))); | |
| 5566 ins_cost(MEMORY_REF_COST); | |
| 5567 | |
| 5568 size(4); | |
| 5569 format %{ "LDSB $mem,$dst\t! byte -> long" %} | |
| 727 | 5570 ins_encode %{ |
| 5571 __ ldsb($mem$$Address, $dst$$Register); | |
| 5572 %} | |
| 0 | 5573 ins_pipe(iload_mask_mem); |
| 5574 %} | |
| 5575 | |
| 624 | 5576 // Load Unsigned Byte (8bit UNsigned) into an int reg |
| 5577 instruct loadUB(iRegI dst, memory mem) %{ | |
| 5578 match(Set dst (LoadUB mem)); | |
| 0 | 5579 ins_cost(MEMORY_REF_COST); |
| 5580 | |
| 5581 size(4); | |
| 624 | 5582 format %{ "LDUB $mem,$dst\t! ubyte" %} |
| 727 | 5583 ins_encode %{ |
| 5584 __ ldub($mem$$Address, $dst$$Register); | |
| 5585 %} | |
| 824 | 5586 ins_pipe(iload_mem); |
| 624 | 5587 %} |
| 5588 | |
| 5589 // Load Unsigned Byte (8bit UNsigned) into a Long Register | |
| 5590 instruct loadUB2L(iRegL dst, memory mem) %{ | |
| 5591 match(Set dst (ConvI2L (LoadUB mem))); | |
| 5592 ins_cost(MEMORY_REF_COST); | |
| 5593 | |
| 5594 size(4); | |
| 5595 format %{ "LDUB $mem,$dst\t! ubyte -> long" %} | |
| 727 | 5596 ins_encode %{ |
| 5597 __ ldub($mem$$Address, $dst$$Register); | |
| 5598 %} | |
| 824 | 5599 ins_pipe(iload_mem); |
| 5600 %} | |
| 5601 | |
| 5602 // Load Unsigned Byte (8 bit UNsigned) with 8-bit mask into Long Register | |
| 5603 instruct loadUB2L_immI8(iRegL dst, memory mem, immI8 mask) %{ | |
| 5604 match(Set dst (ConvI2L (AndI (LoadUB mem) mask))); | |
| 5605 ins_cost(MEMORY_REF_COST + DEFAULT_COST); | |
| 5606 | |
| 5607 size(2*4); | |
| 5608 format %{ "LDUB $mem,$dst\t# ubyte & 8-bit mask -> long\n\t" | |
| 5609 "AND $dst,$mask,$dst" %} | |
| 5610 ins_encode %{ | |
| 5611 __ ldub($mem$$Address, $dst$$Register); | |
| 5612 __ and3($dst$$Register, $mask$$constant, $dst$$Register); | |
| 5613 %} | |
| 5614 ins_pipe(iload_mem); | |
| 0 | 5615 %} |
| 5616 | |
| 624 | 5617 // Load Short (16bit signed) |
| 5618 instruct loadS(iRegI dst, memory mem) %{ | |
| 5619 match(Set dst (LoadS mem)); | |
| 5620 ins_cost(MEMORY_REF_COST); | |
| 5621 | |
| 5622 size(4); | |
| 5623 format %{ "LDSH $mem,$dst\t! short" %} | |
| 727 | 5624 ins_encode %{ |
| 5625 __ ldsh($mem$$Address, $dst$$Register); | |
| 5626 %} | |
| 624 | 5627 ins_pipe(iload_mask_mem); |
| 5628 %} | |
| 5629 | |
| 785 | 5630 // Load Short (16 bit signed) to Byte (8 bit signed) |
| 5631 instruct loadS2B(iRegI dst, indOffset13m7 mem, immI_24 twentyfour) %{ | |
| 5632 match(Set dst (RShiftI (LShiftI (LoadS mem) twentyfour) twentyfour)); | |
| 5633 ins_cost(MEMORY_REF_COST); | |
| 5634 | |
| 5635 size(4); | |
| 5636 | |
| 5637 format %{ "LDSB $mem+1,$dst\t! short -> byte" %} | |
| 5638 ins_encode %{ | |
| 5639 __ ldsb($mem$$Address, $dst$$Register, 1); | |
| 5640 %} | |
| 5641 ins_pipe(iload_mask_mem); | |
| 5642 %} | |
| 5643 | |
| 624 | 5644 // Load Short (16bit signed) into a Long Register |
| 5645 instruct loadS2L(iRegL dst, memory mem) %{ | |
| 5646 match(Set dst (ConvI2L (LoadS mem))); | |
| 0 | 5647 ins_cost(MEMORY_REF_COST); |
| 5648 | |
| 5649 size(4); | |
| 624 | 5650 format %{ "LDSH $mem,$dst\t! short -> long" %} |
| 727 | 5651 ins_encode %{ |
| 5652 __ ldsh($mem$$Address, $dst$$Register); | |
| 5653 %} | |
| 624 | 5654 ins_pipe(iload_mask_mem); |
| 5655 %} | |
| 5656 | |
| 5657 // Load Unsigned Short/Char (16bit UNsigned) | |
| 5658 instruct loadUS(iRegI dst, memory mem) %{ | |
| 5659 match(Set dst (LoadUS mem)); | |
| 5660 ins_cost(MEMORY_REF_COST); | |
| 5661 | |
| 5662 size(4); | |
| 5663 format %{ "LDUH $mem,$dst\t! ushort/char" %} | |
| 727 | 5664 ins_encode %{ |
| 5665 __ lduh($mem$$Address, $dst$$Register); | |
| 5666 %} | |
| 824 | 5667 ins_pipe(iload_mem); |
| 0 | 5668 %} |
| 5669 | |
| 785 | 5670 // Load Unsigned Short/Char (16 bit UNsigned) to Byte (8 bit signed) |
| 5671 instruct loadUS2B(iRegI dst, indOffset13m7 mem, immI_24 twentyfour) %{ | |
| 5672 match(Set dst (RShiftI (LShiftI (LoadUS mem) twentyfour) twentyfour)); | |
| 5673 ins_cost(MEMORY_REF_COST); | |
| 5674 | |
| 5675 size(4); | |
| 5676 format %{ "LDSB $mem+1,$dst\t! ushort -> byte" %} | |
| 5677 ins_encode %{ | |
| 5678 __ ldsb($mem$$Address, $dst$$Register, 1); | |
| 5679 %} | |
| 5680 ins_pipe(iload_mask_mem); | |
| 5681 %} | |
| 5682 | |
|
558
3b5ac9e7e6ea
6796746: rename LoadC (char) opcode class to LoadUS (unsigned short)
twisti
parents:
551
diff
changeset
|
5683 // Load Unsigned Short/Char (16bit UNsigned) into a Long Register |
| 624 | 5684 instruct loadUS2L(iRegL dst, memory mem) %{ |
| 5685 match(Set dst (ConvI2L (LoadUS mem))); | |
| 0 | 5686 ins_cost(MEMORY_REF_COST); |
| 5687 | |
| 5688 size(4); | |
| 624 | 5689 format %{ "LDUH $mem,$dst\t! ushort/char -> long" %} |
| 727 | 5690 ins_encode %{ |
| 5691 __ lduh($mem$$Address, $dst$$Register); | |
| 5692 %} | |
| 824 | 5693 ins_pipe(iload_mem); |
| 5694 %} | |
| 5695 | |
| 5696 // Load Unsigned Short/Char (16bit UNsigned) with mask 0xFF into a Long Register | |
| 5697 instruct loadUS2L_immI_255(iRegL dst, indOffset13m7 mem, immI_255 mask) %{ | |
| 5698 match(Set dst (ConvI2L (AndI (LoadUS mem) mask))); | |
| 5699 ins_cost(MEMORY_REF_COST); | |
| 5700 | |
| 5701 size(4); | |
| 5702 format %{ "LDUB $mem+1,$dst\t! ushort/char & 0xFF -> long" %} | |
| 5703 ins_encode %{ | |
| 5704 __ ldub($mem$$Address, $dst$$Register, 1); // LSB is index+1 on BE | |
| 5705 %} | |
| 5706 ins_pipe(iload_mem); | |
| 5707 %} | |
| 5708 | |
| 5709 // Load Unsigned Short/Char (16bit UNsigned) with a 13-bit mask into a Long Register | |
| 5710 instruct loadUS2L_immI13(iRegL dst, memory mem, immI13 mask) %{ | |
| 5711 match(Set dst (ConvI2L (AndI (LoadUS mem) mask))); | |
| 5712 ins_cost(MEMORY_REF_COST + DEFAULT_COST); | |
| 5713 | |
| 5714 size(2*4); | |
| 5715 format %{ "LDUH $mem,$dst\t! ushort/char & 13-bit mask -> long\n\t" | |
| 5716 "AND $dst,$mask,$dst" %} | |
| 5717 ins_encode %{ | |
| 5718 Register Rdst = $dst$$Register; | |
| 5719 __ lduh($mem$$Address, Rdst); | |
| 5720 __ and3(Rdst, $mask$$constant, Rdst); | |
| 5721 %} | |
| 5722 ins_pipe(iload_mem); | |
| 5723 %} | |
| 5724 | |
| 5725 // Load Unsigned Short/Char (16bit UNsigned) with a 16-bit mask into a Long Register | |
| 5726 instruct loadUS2L_immI16(iRegL dst, memory mem, immI16 mask, iRegL tmp) %{ | |
| 5727 match(Set dst (ConvI2L (AndI (LoadUS mem) mask))); | |
| 5728 effect(TEMP dst, TEMP tmp); | |
| 5729 ins_cost(MEMORY_REF_COST + 2*DEFAULT_COST); | |
| 5730 | |
|
951
1fbd5d696bf4
6875967: CTW fails with./generated/adfiles/ad_sparc.cpp:6711
twisti
parents:
824
diff
changeset
|
5731 size((3+1)*4); // set may use two instructions. |
| 824 | 5732 format %{ "LDUH $mem,$dst\t! ushort/char & 16-bit mask -> long\n\t" |
| 5733 "SET $mask,$tmp\n\t" | |
| 5734 "AND $dst,$tmp,$dst" %} | |
| 5735 ins_encode %{ | |
| 5736 Register Rdst = $dst$$Register; | |
| 5737 Register Rtmp = $tmp$$Register; | |
| 5738 __ lduh($mem$$Address, Rdst); | |
| 5739 __ set($mask$$constant, Rtmp); | |
| 5740 __ and3(Rdst, Rtmp, Rdst); | |
| 5741 %} | |
| 5742 ins_pipe(iload_mem); | |
| 0 | 5743 %} |
| 5744 | |
| 5745 // Load Integer | |
| 5746 instruct loadI(iRegI dst, memory mem) %{ | |
| 5747 match(Set dst (LoadI mem)); | |
| 5748 ins_cost(MEMORY_REF_COST); | |
| 624 | 5749 |
| 5750 size(4); | |
| 5751 format %{ "LDUW $mem,$dst\t! int" %} | |
| 727 | 5752 ins_encode %{ |
| 5753 __ lduw($mem$$Address, $dst$$Register); | |
| 5754 %} | |
| 624 | 5755 ins_pipe(iload_mem); |
| 5756 %} | |
| 5757 | |
| 785 | 5758 // Load Integer to Byte (8 bit signed) |
| 5759 instruct loadI2B(iRegI dst, indOffset13m7 mem, immI_24 twentyfour) %{ | |
| 5760 match(Set dst (RShiftI (LShiftI (LoadI mem) twentyfour) twentyfour)); | |
| 5761 ins_cost(MEMORY_REF_COST); | |
| 5762 | |
| 5763 size(4); | |
| 5764 | |
| 5765 format %{ "LDSB $mem+3,$dst\t! int -> byte" %} | |
| 5766 ins_encode %{ | |
| 5767 __ ldsb($mem$$Address, $dst$$Register, 3); | |
| 5768 %} | |
| 5769 ins_pipe(iload_mask_mem); | |
| 5770 %} | |
| 5771 | |
| 5772 // Load Integer to Unsigned Byte (8 bit UNsigned) | |
| 5773 instruct loadI2UB(iRegI dst, indOffset13m7 mem, immI_255 mask) %{ | |
| 5774 match(Set dst (AndI (LoadI mem) mask)); | |
| 5775 ins_cost(MEMORY_REF_COST); | |
| 5776 | |
| 5777 size(4); | |
| 5778 | |
| 5779 format %{ "LDUB $mem+3,$dst\t! int -> ubyte" %} | |
| 5780 ins_encode %{ | |
| 5781 __ ldub($mem$$Address, $dst$$Register, 3); | |
| 5782 %} | |
| 5783 ins_pipe(iload_mask_mem); | |
| 5784 %} | |
| 5785 | |
| 5786 // Load Integer to Short (16 bit signed) | |
| 5787 instruct loadI2S(iRegI dst, indOffset13m7 mem, immI_16 sixteen) %{ | |
| 5788 match(Set dst (RShiftI (LShiftI (LoadI mem) sixteen) sixteen)); | |
| 5789 ins_cost(MEMORY_REF_COST); | |
| 5790 | |
| 5791 size(4); | |
| 5792 | |
| 5793 format %{ "LDSH $mem+2,$dst\t! int -> short" %} | |
| 5794 ins_encode %{ | |
| 5795 __ ldsh($mem$$Address, $dst$$Register, 2); | |
| 5796 %} | |
| 5797 ins_pipe(iload_mask_mem); | |
| 5798 %} | |
| 5799 | |
| 5800 // Load Integer to Unsigned Short (16 bit UNsigned) | |
| 5801 instruct loadI2US(iRegI dst, indOffset13m7 mem, immI_65535 mask) %{ | |
| 5802 match(Set dst (AndI (LoadI mem) mask)); | |
| 5803 ins_cost(MEMORY_REF_COST); | |
| 5804 | |
| 5805 size(4); | |
| 5806 | |
| 5807 format %{ "LDUH $mem+2,$dst\t! int -> ushort/char" %} | |
| 5808 ins_encode %{ | |
| 5809 __ lduh($mem$$Address, $dst$$Register, 2); | |
| 5810 %} | |
| 5811 ins_pipe(iload_mask_mem); | |
| 5812 %} | |
| 5813 | |
| 624 | 5814 // Load Integer into a Long Register |
| 5815 instruct loadI2L(iRegL dst, memory mem) %{ | |
| 5816 match(Set dst (ConvI2L (LoadI mem))); | |
| 5817 ins_cost(MEMORY_REF_COST); | |
| 5818 | |
| 5819 size(4); | |
| 5820 format %{ "LDSW $mem,$dst\t! int -> long" %} | |
| 727 | 5821 ins_encode %{ |
| 5822 __ ldsw($mem$$Address, $dst$$Register); | |
| 5823 %} | |
| 824 | 5824 ins_pipe(iload_mask_mem); |
| 5825 %} | |
| 5826 | |
| 5827 // Load Integer with mask 0xFF into a Long Register | |
| 5828 instruct loadI2L_immI_255(iRegL dst, indOffset13m7 mem, immI_255 mask) %{ | |
| 5829 match(Set dst (ConvI2L (AndI (LoadI mem) mask))); | |
| 5830 ins_cost(MEMORY_REF_COST); | |
| 5831 | |
| 5832 size(4); | |
| 5833 format %{ "LDUB $mem+3,$dst\t! int & 0xFF -> long" %} | |
| 5834 ins_encode %{ | |
| 5835 __ ldub($mem$$Address, $dst$$Register, 3); // LSB is index+3 on BE | |
| 5836 %} | |
| 5837 ins_pipe(iload_mem); | |
| 5838 %} | |
| 5839 | |
| 5840 // Load Integer with mask 0xFFFF into a Long Register | |
| 5841 instruct loadI2L_immI_65535(iRegL dst, indOffset13m7 mem, immI_65535 mask) %{ | |
| 5842 match(Set dst (ConvI2L (AndI (LoadI mem) mask))); | |
| 5843 ins_cost(MEMORY_REF_COST); | |
| 5844 | |
| 5845 size(4); | |
| 5846 format %{ "LDUH $mem+2,$dst\t! int & 0xFFFF -> long" %} | |
| 5847 ins_encode %{ | |
| 5848 __ lduh($mem$$Address, $dst$$Register, 2); // LSW is index+2 on BE | |
| 5849 %} | |
| 5850 ins_pipe(iload_mem); | |
| 5851 %} | |
| 5852 | |
| 5853 // Load Integer with a 13-bit mask into a Long Register | |
| 5854 instruct loadI2L_immI13(iRegL dst, memory mem, immI13 mask) %{ | |
| 5855 match(Set dst (ConvI2L (AndI (LoadI mem) mask))); | |
| 5856 ins_cost(MEMORY_REF_COST + DEFAULT_COST); | |
| 5857 | |
| 5858 size(2*4); | |
| 5859 format %{ "LDUW $mem,$dst\t! int & 13-bit mask -> long\n\t" | |
| 5860 "AND $dst,$mask,$dst" %} | |
| 5861 ins_encode %{ | |
| 5862 Register Rdst = $dst$$Register; | |
| 5863 __ lduw($mem$$Address, Rdst); | |
| 5864 __ and3(Rdst, $mask$$constant, Rdst); | |
| 5865 %} | |
| 5866 ins_pipe(iload_mem); | |
| 5867 %} | |
| 5868 | |
| 5869 // Load Integer with a 32-bit mask into a Long Register | |
| 5870 instruct loadI2L_immI(iRegL dst, memory mem, immI mask, iRegL tmp) %{ | |
| 5871 match(Set dst (ConvI2L (AndI (LoadI mem) mask))); | |
| 5872 effect(TEMP dst, TEMP tmp); | |
| 5873 ins_cost(MEMORY_REF_COST + 2*DEFAULT_COST); | |
| 5874 | |
|
951
1fbd5d696bf4
6875967: CTW fails with./generated/adfiles/ad_sparc.cpp:6711
twisti
parents:
824
diff
changeset
|
5875 size((3+1)*4); // set may use two instructions. |
| 824 | 5876 format %{ "LDUW $mem,$dst\t! int & 32-bit mask -> long\n\t" |
| 5877 "SET $mask,$tmp\n\t" | |
| 5878 "AND $dst,$tmp,$dst" %} | |
| 5879 ins_encode %{ | |
| 5880 Register Rdst = $dst$$Register; | |
| 5881 Register Rtmp = $tmp$$Register; | |
| 5882 __ lduw($mem$$Address, Rdst); | |
| 5883 __ set($mask$$constant, Rtmp); | |
| 5884 __ and3(Rdst, Rtmp, Rdst); | |
| 5885 %} | |
| 624 | 5886 ins_pipe(iload_mem); |
| 5887 %} | |
| 5888 | |
| 5889 // Load Unsigned Integer into a Long Register | |
| 6849 | 5890 instruct loadUI2L(iRegL dst, memory mem, immL_32bits mask) %{ |
| 5891 match(Set dst (AndL (ConvI2L (LoadI mem)) mask)); | |
| 624 | 5892 ins_cost(MEMORY_REF_COST); |
| 5893 | |
| 5894 size(4); | |
| 5895 format %{ "LDUW $mem,$dst\t! uint -> long" %} | |
| 727 | 5896 ins_encode %{ |
| 5897 __ lduw($mem$$Address, $dst$$Register); | |
| 5898 %} | |
| 0 | 5899 ins_pipe(iload_mem); |
| 5900 %} | |
| 5901 | |
| 5902 // Load Long - aligned | |
| 5903 instruct loadL(iRegL dst, memory mem ) %{ | |
| 5904 match(Set dst (LoadL mem)); | |
| 5905 ins_cost(MEMORY_REF_COST); | |
| 624 | 5906 |
| 0 | 5907 size(4); |
| 5908 format %{ "LDX $mem,$dst\t! long" %} | |
| 727 | 5909 ins_encode %{ |
| 5910 __ ldx($mem$$Address, $dst$$Register); | |
| 5911 %} | |
| 0 | 5912 ins_pipe(iload_mem); |
| 5913 %} | |
| 5914 | |
| 5915 // Load Long - UNaligned | |
| 5916 instruct loadL_unaligned(iRegL dst, memory mem, o7RegI tmp) %{ | |
| 5917 match(Set dst (LoadL_unaligned mem)); | |
| 5918 effect(KILL tmp); | |
| 5919 ins_cost(MEMORY_REF_COST*2+DEFAULT_COST); | |
| 5920 size(16); | |
| 5921 format %{ "LDUW $mem+4,R_O7\t! misaligned long\n" | |
| 5922 "\tLDUW $mem ,$dst\n" | |
| 5923 "\tSLLX #32, $dst, $dst\n" | |
| 5924 "\tOR $dst, R_O7, $dst" %} | |
| 5925 opcode(Assembler::lduw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5926 ins_encode(form3_mem_reg_long_unaligned_marshal( mem, dst )); |
| 0 | 5927 ins_pipe(iload_mem); |
| 5928 %} | |
| 5929 | |
| 5930 // Load Range | |
| 5931 instruct loadRange(iRegI dst, memory mem) %{ | |
| 5932 match(Set dst (LoadRange mem)); | |
| 5933 ins_cost(MEMORY_REF_COST); | |
| 5934 | |
| 5935 size(4); | |
| 5936 format %{ "LDUW $mem,$dst\t! range" %} | |
| 5937 opcode(Assembler::lduw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5938 ins_encode(simple_form3_mem_reg( mem, dst ) ); |
| 0 | 5939 ins_pipe(iload_mem); |
| 5940 %} | |
| 5941 | |
| 5942 // Load Integer into %f register (for fitos/fitod) | |
| 5943 instruct loadI_freg(regF dst, memory mem) %{ | |
| 5944 match(Set dst (LoadI mem)); | |
| 5945 ins_cost(MEMORY_REF_COST); | |
| 5946 size(4); | |
| 5947 | |
| 5948 format %{ "LDF $mem,$dst\t! for fitos/fitod" %} | |
| 5949 opcode(Assembler::ldf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
5950 ins_encode(simple_form3_mem_reg( mem, dst ) ); |
| 0 | 5951 ins_pipe(floadF_mem); |
| 5952 %} | |
| 5953 | |
| 5954 // Load Pointer | |
| 5955 instruct loadP(iRegP dst, memory mem) %{ | |
| 5956 match(Set dst (LoadP mem)); | |
| 5957 ins_cost(MEMORY_REF_COST); | |
| 5958 size(4); | |
| 5959 | |
| 5960 #ifndef _LP64 | |
| 5961 format %{ "LDUW $mem,$dst\t! ptr" %} | |
| 727 | 5962 ins_encode %{ |
| 5963 __ lduw($mem$$Address, $dst$$Register); | |
| 5964 %} | |
| 0 | 5965 #else |
| 5966 format %{ "LDX $mem,$dst\t! ptr" %} | |
| 727 | 5967 ins_encode %{ |
| 5968 __ ldx($mem$$Address, $dst$$Register); | |
| 5969 %} | |
| 0 | 5970 #endif |
| 5971 ins_pipe(iload_mem); | |
| 5972 %} | |
| 5973 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
5974 // Load Compressed Pointer |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
5975 instruct loadN(iRegN dst, memory mem) %{ |
| 727 | 5976 match(Set dst (LoadN mem)); |
| 5977 ins_cost(MEMORY_REF_COST); | |
| 5978 size(4); | |
| 5979 | |
| 5980 format %{ "LDUW $mem,$dst\t! compressed ptr" %} | |
| 5981 ins_encode %{ | |
| 5982 __ lduw($mem$$Address, $dst$$Register); | |
| 5983 %} | |
| 5984 ins_pipe(iload_mem); | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
5985 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
5986 |
| 0 | 5987 // Load Klass Pointer |
| 5988 instruct loadKlass(iRegP dst, memory mem) %{ | |
| 5989 match(Set dst (LoadKlass mem)); | |
| 5990 ins_cost(MEMORY_REF_COST); | |
| 5991 size(4); | |
| 5992 | |
| 5993 #ifndef _LP64 | |
| 5994 format %{ "LDUW $mem,$dst\t! klass ptr" %} | |
| 727 | 5995 ins_encode %{ |
| 5996 __ lduw($mem$$Address, $dst$$Register); | |
| 5997 %} | |
| 0 | 5998 #else |
| 5999 format %{ "LDX $mem,$dst\t! klass ptr" %} | |
| 727 | 6000 ins_encode %{ |
| 6001 __ ldx($mem$$Address, $dst$$Register); | |
| 6002 %} | |
| 0 | 6003 #endif |
| 6004 ins_pipe(iload_mem); | |
| 6005 %} | |
| 6006 | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6007 // Load narrow Klass Pointer |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6008 instruct loadNKlass(iRegN dst, memory mem) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6009 match(Set dst (LoadNKlass mem)); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6010 ins_cost(MEMORY_REF_COST); |
|
165
437d03ea40b1
6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents:
164
diff
changeset
|
6011 size(4); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6012 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6013 format %{ "LDUW $mem,$dst\t! compressed klass ptr" %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6014 ins_encode %{ |
| 727 | 6015 __ lduw($mem$$Address, $dst$$Register); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6016 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6017 ins_pipe(iload_mem); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6018 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6019 |
| 0 | 6020 // Load Double |
| 6021 instruct loadD(regD dst, memory mem) %{ | |
| 6022 match(Set dst (LoadD mem)); | |
| 6023 ins_cost(MEMORY_REF_COST); | |
| 6024 | |
| 6025 size(4); | |
| 6026 format %{ "LDDF $mem,$dst" %} | |
| 6027 opcode(Assembler::lddf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6028 ins_encode(simple_form3_mem_reg( mem, dst ) ); |
| 0 | 6029 ins_pipe(floadD_mem); |
| 6030 %} | |
| 6031 | |
| 6032 // Load Double - UNaligned | |
| 6033 instruct loadD_unaligned(regD_low dst, memory mem ) %{ | |
| 6034 match(Set dst (LoadD_unaligned mem)); | |
| 6035 ins_cost(MEMORY_REF_COST*2+DEFAULT_COST); | |
| 6036 size(8); | |
| 6037 format %{ "LDF $mem ,$dst.hi\t! misaligned double\n" | |
| 6038 "\tLDF $mem+4,$dst.lo\t!" %} | |
| 6039 opcode(Assembler::ldf_op3); | |
| 6040 ins_encode( form3_mem_reg_double_unaligned( mem, dst )); | |
| 6041 ins_pipe(iload_mem); | |
| 6042 %} | |
| 6043 | |
| 6044 // Load Float | |
| 6045 instruct loadF(regF dst, memory mem) %{ | |
| 6046 match(Set dst (LoadF mem)); | |
| 6047 ins_cost(MEMORY_REF_COST); | |
| 6048 | |
| 6049 size(4); | |
| 6050 format %{ "LDF $mem,$dst" %} | |
| 6051 opcode(Assembler::ldf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6052 ins_encode(simple_form3_mem_reg( mem, dst ) ); |
| 0 | 6053 ins_pipe(floadF_mem); |
| 6054 %} | |
| 6055 | |
| 6056 // Load Constant | |
| 6057 instruct loadConI( iRegI dst, immI src ) %{ | |
| 6058 match(Set dst src); | |
| 6059 ins_cost(DEFAULT_COST * 3/2); | |
| 6060 format %{ "SET $src,$dst" %} | |
| 6061 ins_encode( Set32(src, dst) ); | |
| 6062 ins_pipe(ialu_hi_lo_reg); | |
| 6063 %} | |
| 6064 | |
| 6065 instruct loadConI13( iRegI dst, immI13 src ) %{ | |
| 6066 match(Set dst src); | |
| 6067 | |
| 6068 size(4); | |
| 6069 format %{ "MOV $src,$dst" %} | |
| 6070 ins_encode( Set13( src, dst ) ); | |
| 6071 ins_pipe(ialu_imm); | |
| 6072 %} | |
| 6073 | |
| 2008 | 6074 #ifndef _LP64 |
| 6075 instruct loadConP(iRegP dst, immP con) %{ | |
| 6076 match(Set dst con); | |
| 6077 ins_cost(DEFAULT_COST * 3/2); | |
| 6078 format %{ "SET $con,$dst\t!ptr" %} | |
| 6079 ins_encode %{ | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6080 relocInfo::relocType constant_reloc = _opnds[1]->constant_reloc(); |
| 2008 | 6081 intptr_t val = $con$$constant; |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6082 if (constant_reloc == relocInfo::oop_type) { |
| 2008 | 6083 __ set_oop_constant((jobject) val, $dst$$Register); |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6084 } else if (constant_reloc == relocInfo::metadata_type) { |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6085 __ set_metadata_constant((Metadata*)val, $dst$$Register); |
| 2008 | 6086 } else { // non-oop pointers, e.g. card mark base, heap top |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6087 assert(constant_reloc == relocInfo::none, "unexpected reloc type"); |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6088 __ set(val, $dst$$Register); |
| 2008 | 6089 } |
| 6090 %} | |
| 6091 ins_pipe(loadConP); | |
| 6092 %} | |
| 6093 #else | |
| 6094 instruct loadConP_set(iRegP dst, immP_set con) %{ | |
| 6095 match(Set dst con); | |
| 0 | 6096 ins_cost(DEFAULT_COST * 3/2); |
| 2008 | 6097 format %{ "SET $con,$dst\t! ptr" %} |
| 6098 ins_encode %{ | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6099 relocInfo::relocType constant_reloc = _opnds[1]->constant_reloc(); |
| 2008 | 6100 intptr_t val = $con$$constant; |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6101 if (constant_reloc == relocInfo::oop_type) { |
| 2008 | 6102 __ set_oop_constant((jobject) val, $dst$$Register); |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6103 } else if (constant_reloc == relocInfo::metadata_type) { |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6104 __ set_metadata_constant((Metadata*)val, $dst$$Register); |
| 2008 | 6105 } else { // non-oop pointers, e.g. card mark base, heap top |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6106 assert(constant_reloc == relocInfo::none, "unexpected reloc type"); |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6179
diff
changeset
|
6107 __ set(val, $dst$$Register); |
| 2008 | 6108 } |
| 6109 %} | |
| 0 | 6110 ins_pipe(loadConP); |
| 2008 | 6111 %} |
| 6112 | |
| 6113 instruct loadConP_load(iRegP dst, immP_load con) %{ | |
| 6114 match(Set dst con); | |
| 6115 ins_cost(MEMORY_REF_COST); | |
| 6116 format %{ "LD [$constanttablebase + $constantoffset],$dst\t! load from constant table: ptr=$con" %} | |
| 6117 ins_encode %{ | |
|
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6118 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset($con), $dst$$Register); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6119 __ ld_ptr($constanttablebase, con_offset, $dst$$Register); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6120 %} |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6121 ins_pipe(loadConP); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6122 %} |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6123 |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6124 instruct loadConP_no_oop_cheap(iRegP dst, immP_no_oop_cheap con) %{ |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6125 match(Set dst con); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6126 ins_cost(DEFAULT_COST * 3/2); |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6127 format %{ "SET $con,$dst\t! non-oop ptr" %} |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6128 ins_encode %{ |
|
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2012
diff
changeset
|
6129 __ set($con$$constant, $dst$$Register); |
| 2008 | 6130 %} |
| 6131 ins_pipe(loadConP); | |
| 6132 %} | |
| 6133 #endif // _LP64 | |
| 0 | 6134 |
| 6135 instruct loadConP0(iRegP dst, immP0 src) %{ | |
| 6136 match(Set dst src); | |
| 6137 | |
| 6138 size(4); | |
| 6139 format %{ "CLR $dst\t!ptr" %} | |
| 2008 | 6140 ins_encode %{ |
| 6141 __ clr($dst$$Register); | |
| 6142 %} | |
| 0 | 6143 ins_pipe(ialu_imm); |
| 6144 %} | |
| 6145 | |
| 6146 instruct loadConP_poll(iRegP dst, immP_poll src) %{ | |
| 6147 match(Set dst src); | |
| 6148 ins_cost(DEFAULT_COST); | |
| 6149 format %{ "SET $src,$dst\t!ptr" %} | |
| 6150 ins_encode %{ | |
| 727 | 6151 AddressLiteral polling_page(os::get_polling_page()); |
| 6152 __ sethi(polling_page, reg_to_register_object($dst$$reg)); | |
| 0 | 6153 %} |
| 6154 ins_pipe(loadConP_poll); | |
| 6155 %} | |
| 6156 | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6157 instruct loadConN0(iRegN dst, immN0 src) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6158 match(Set dst src); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6159 |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6160 size(4); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6161 format %{ "CLR $dst\t! compressed NULL ptr" %} |
| 2008 | 6162 ins_encode %{ |
| 6163 __ clr($dst$$Register); | |
| 6164 %} | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6165 ins_pipe(ialu_imm); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6166 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6167 |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6168 instruct loadConN(iRegN dst, immN src) %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6169 match(Set dst src); |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6170 ins_cost(DEFAULT_COST * 3/2); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6171 format %{ "SET $src,$dst\t! compressed ptr" %} |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6172 ins_encode %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6173 Register dst = $dst$$Register; |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6174 __ set_narrow_oop((jobject)$src$$constant, dst); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6175 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6176 ins_pipe(ialu_hi_lo_reg); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6177 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6178 |
|
6848
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6179 instruct loadConNKlass(iRegN dst, immNKlass src) %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6180 match(Set dst src); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6181 ins_cost(DEFAULT_COST * 3/2); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6182 format %{ "SET $src,$dst\t! compressed klass ptr" %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6183 ins_encode %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6184 Register dst = $dst$$Register; |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6185 __ set_narrow_klass((Klass*)$src$$constant, dst); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6186 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6187 ins_pipe(ialu_hi_lo_reg); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6188 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6189 |
| 2008 | 6190 // Materialize long value (predicated by immL_cheap). |
| 6191 instruct loadConL_set64(iRegL dst, immL_cheap con, o7RegL tmp) %{ | |
| 6192 match(Set dst con); | |
| 0 | 6193 effect(KILL tmp); |
| 2008 | 6194 ins_cost(DEFAULT_COST * 3); |
| 6195 format %{ "SET64 $con,$dst KILL $tmp\t! cheap long" %} | |
| 6196 ins_encode %{ | |
| 6197 __ set64($con$$constant, $dst$$Register, $tmp$$Register); | |
| 6198 %} | |
| 6199 ins_pipe(loadConL); | |
| 6200 %} | |
| 6201 | |
| 6202 // Load long value from constant table (predicated by immL_expensive). | |
| 6203 instruct loadConL_ldx(iRegL dst, immL_expensive con) %{ | |
| 6204 match(Set dst con); | |
| 6205 ins_cost(MEMORY_REF_COST); | |
| 6206 format %{ "LDX [$constanttablebase + $constantoffset],$dst\t! load from constant table: long=$con" %} | |
| 6207 ins_encode %{ | |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6208 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset($con), $dst$$Register); |
|
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6209 __ ldx($constanttablebase, con_offset, $dst$$Register); |
| 2008 | 6210 %} |
| 0 | 6211 ins_pipe(loadConL); |
| 6212 %} | |
| 6213 | |
| 6214 instruct loadConL0( iRegL dst, immL0 src ) %{ | |
| 6215 match(Set dst src); | |
| 6216 ins_cost(DEFAULT_COST); | |
| 6217 size(4); | |
| 6218 format %{ "CLR $dst\t! long" %} | |
| 6219 ins_encode( Set13( src, dst ) ); | |
| 6220 ins_pipe(ialu_imm); | |
| 6221 %} | |
| 6222 | |
| 6223 instruct loadConL13( iRegL dst, immL13 src ) %{ | |
| 6224 match(Set dst src); | |
| 6225 ins_cost(DEFAULT_COST * 2); | |
| 6226 | |
| 6227 size(4); | |
| 6228 format %{ "MOV $src,$dst\t! long" %} | |
| 6229 ins_encode( Set13( src, dst ) ); | |
| 6230 ins_pipe(ialu_imm); | |
| 6231 %} | |
| 6232 | |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6233 instruct loadConF(regF dst, immF con, o7RegI tmp) %{ |
| 2008 | 6234 match(Set dst con); |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6235 effect(KILL tmp); |
| 2008 | 6236 format %{ "LDF [$constanttablebase + $constantoffset],$dst\t! load from constant table: float=$con" %} |
| 727 | 6237 ins_encode %{ |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6238 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset($con), $tmp$$Register); |
|
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6239 __ ldf(FloatRegisterImpl::S, $constanttablebase, con_offset, $dst$$FloatRegister); |
| 727 | 6240 %} |
| 0 | 6241 ins_pipe(loadConFD); |
| 6242 %} | |
| 6243 | |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6244 instruct loadConD(regD dst, immD con, o7RegI tmp) %{ |
| 2008 | 6245 match(Set dst con); |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6246 effect(KILL tmp); |
| 2008 | 6247 format %{ "LDDF [$constanttablebase + $constantoffset],$dst\t! load from constant table: double=$con" %} |
| 727 | 6248 ins_encode %{ |
|
732
fb4c18a2ec66
6833573: C2 sparc: assert(c < 64 && (c & 1) == 0,"bad double float register")
never
parents:
727
diff
changeset
|
6249 // XXX This is a quick fix for 6833573. |
| 2008 | 6250 //__ ldf(FloatRegisterImpl::D, $constanttablebase, $constantoffset($con), $dst$$FloatRegister); |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6251 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset($con), $tmp$$Register); |
|
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
6252 __ ldf(FloatRegisterImpl::D, $constanttablebase, con_offset, as_DoubleFloatRegister($dst$$reg)); |
| 727 | 6253 %} |
| 0 | 6254 ins_pipe(loadConFD); |
| 6255 %} | |
| 6256 | |
| 6257 // Prefetch instructions. | |
| 6258 // Must be safe to execute with invalid address (cannot fault). | |
| 6259 | |
| 6260 instruct prefetchr( memory mem ) %{ | |
| 6261 match( PrefetchRead mem ); | |
| 6262 ins_cost(MEMORY_REF_COST); | |
| 3854 | 6263 size(4); |
| 0 | 6264 |
| 6265 format %{ "PREFETCH $mem,0\t! Prefetch read-many" %} | |
| 6266 opcode(Assembler::prefetch_op3); | |
| 6267 ins_encode( form3_mem_prefetch_read( mem ) ); | |
| 6268 ins_pipe(iload_mem); | |
| 6269 %} | |
| 6270 | |
| 6271 instruct prefetchw( memory mem ) %{ | |
| 6272 match( PrefetchWrite mem ); | |
| 6273 ins_cost(MEMORY_REF_COST); | |
| 3854 | 6274 size(4); |
| 0 | 6275 |
| 6276 format %{ "PREFETCH $mem,2\t! Prefetch write-many (and read)" %} | |
| 6277 opcode(Assembler::prefetch_op3); | |
| 6278 ins_encode( form3_mem_prefetch_write( mem ) ); | |
| 6279 ins_pipe(iload_mem); | |
| 6280 %} | |
| 6281 | |
| 3854 | 6282 // Prefetch instructions for allocation. |
| 6283 | |
| 6284 instruct prefetchAlloc( memory mem ) %{ | |
| 6285 predicate(AllocatePrefetchInstr == 0); | |
| 6286 match( PrefetchAllocation mem ); | |
| 6287 ins_cost(MEMORY_REF_COST); | |
| 6288 size(4); | |
| 6289 | |
| 6290 format %{ "PREFETCH $mem,2\t! Prefetch allocation" %} | |
| 6291 opcode(Assembler::prefetch_op3); | |
| 6292 ins_encode( form3_mem_prefetch_write( mem ) ); | |
| 6293 ins_pipe(iload_mem); | |
| 6294 %} | |
| 6295 | |
| 6296 // Use BIS instruction to prefetch for allocation. | |
| 6297 // Could fault, need space at the end of TLAB. | |
| 6298 instruct prefetchAlloc_bis( iRegP dst ) %{ | |
| 6299 predicate(AllocatePrefetchInstr == 1); | |
| 6300 match( PrefetchAllocation dst ); | |
| 6301 ins_cost(MEMORY_REF_COST); | |
| 6302 size(4); | |
| 6303 | |
| 6304 format %{ "STXA [$dst]\t! // Prefetch allocation using BIS" %} | |
| 6305 ins_encode %{ | |
| 6306 __ stxa(G0, $dst$$Register, G0, Assembler::ASI_ST_BLKINIT_PRIMARY); | |
|
1367
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1274
diff
changeset
|
6307 %} |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1274
diff
changeset
|
6308 ins_pipe(istore_mem_reg); |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1274
diff
changeset
|
6309 %} |
| 0 | 6310 |
| 3854 | 6311 // Next code is used for finding next cache line address to prefetch. |
| 6312 #ifndef _LP64 | |
| 6313 instruct cacheLineAdr( iRegP dst, iRegP src, immI13 mask ) %{ | |
| 6314 match(Set dst (CastX2P (AndI (CastP2X src) mask))); | |
| 6315 ins_cost(DEFAULT_COST); | |
| 6316 size(4); | |
| 6317 | |
| 6318 format %{ "AND $src,$mask,$dst\t! next cache line address" %} | |
| 6319 ins_encode %{ | |
| 6320 __ and3($src$$Register, $mask$$constant, $dst$$Register); | |
| 6321 %} | |
| 6322 ins_pipe(ialu_reg_imm); | |
| 6323 %} | |
| 6324 #else | |
| 6325 instruct cacheLineAdr( iRegP dst, iRegP src, immL13 mask ) %{ | |
| 6326 match(Set dst (CastX2P (AndL (CastP2X src) mask))); | |
| 6327 ins_cost(DEFAULT_COST); | |
| 6328 size(4); | |
| 6329 | |
| 6330 format %{ "AND $src,$mask,$dst\t! next cache line address" %} | |
| 6331 ins_encode %{ | |
| 6332 __ and3($src$$Register, $mask$$constant, $dst$$Register); | |
| 6333 %} | |
| 6334 ins_pipe(ialu_reg_imm); | |
| 6335 %} | |
| 6336 #endif | |
| 6337 | |
| 0 | 6338 //----------Store Instructions------------------------------------------------- |
| 6339 // Store Byte | |
| 6340 instruct storeB(memory mem, iRegI src) %{ | |
| 6341 match(Set mem (StoreB mem src)); | |
| 6342 ins_cost(MEMORY_REF_COST); | |
| 6343 | |
| 6344 size(4); | |
| 6345 format %{ "STB $src,$mem\t! byte" %} | |
| 6346 opcode(Assembler::stb_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6347 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6348 ins_pipe(istore_mem_reg); |
| 6349 %} | |
| 6350 | |
| 6351 instruct storeB0(memory mem, immI0 src) %{ | |
| 6352 match(Set mem (StoreB mem src)); | |
| 6353 ins_cost(MEMORY_REF_COST); | |
| 6354 | |
| 6355 size(4); | |
| 6356 format %{ "STB $src,$mem\t! byte" %} | |
| 6357 opcode(Assembler::stb_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6358 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6359 ins_pipe(istore_mem_zero); |
| 6360 %} | |
| 6361 | |
| 6362 instruct storeCM0(memory mem, immI0 src) %{ | |
| 6363 match(Set mem (StoreCM mem src)); | |
| 6364 ins_cost(MEMORY_REF_COST); | |
| 6365 | |
| 6366 size(4); | |
| 6367 format %{ "STB $src,$mem\t! CMS card-mark byte 0" %} | |
| 6368 opcode(Assembler::stb_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6369 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6370 ins_pipe(istore_mem_zero); |
| 6371 %} | |
| 6372 | |
| 6373 // Store Char/Short | |
| 6374 instruct storeC(memory mem, iRegI src) %{ | |
| 6375 match(Set mem (StoreC mem src)); | |
| 6376 ins_cost(MEMORY_REF_COST); | |
| 6377 | |
| 6378 size(4); | |
| 6379 format %{ "STH $src,$mem\t! short" %} | |
| 6380 opcode(Assembler::sth_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6381 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6382 ins_pipe(istore_mem_reg); |
| 6383 %} | |
| 6384 | |
| 6385 instruct storeC0(memory mem, immI0 src) %{ | |
| 6386 match(Set mem (StoreC mem src)); | |
| 6387 ins_cost(MEMORY_REF_COST); | |
| 6388 | |
| 6389 size(4); | |
| 6390 format %{ "STH $src,$mem\t! short" %} | |
| 6391 opcode(Assembler::sth_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6392 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6393 ins_pipe(istore_mem_zero); |
| 6394 %} | |
| 6395 | |
| 6396 // Store Integer | |
| 6397 instruct storeI(memory mem, iRegI src) %{ | |
| 6398 match(Set mem (StoreI mem src)); | |
| 6399 ins_cost(MEMORY_REF_COST); | |
| 6400 | |
| 6401 size(4); | |
| 6402 format %{ "STW $src,$mem" %} | |
| 6403 opcode(Assembler::stw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6404 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6405 ins_pipe(istore_mem_reg); |
| 6406 %} | |
| 6407 | |
| 6408 // Store Long | |
| 6409 instruct storeL(memory mem, iRegL src) %{ | |
| 6410 match(Set mem (StoreL mem src)); | |
| 6411 ins_cost(MEMORY_REF_COST); | |
| 6412 size(4); | |
| 6413 format %{ "STX $src,$mem\t! long" %} | |
| 6414 opcode(Assembler::stx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6415 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6416 ins_pipe(istore_mem_reg); |
| 6417 %} | |
| 6418 | |
| 6419 instruct storeI0(memory mem, immI0 src) %{ | |
| 6420 match(Set mem (StoreI mem src)); | |
| 6421 ins_cost(MEMORY_REF_COST); | |
| 6422 | |
| 6423 size(4); | |
| 6424 format %{ "STW $src,$mem" %} | |
| 6425 opcode(Assembler::stw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6426 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6427 ins_pipe(istore_mem_zero); |
| 6428 %} | |
| 6429 | |
| 6430 instruct storeL0(memory mem, immL0 src) %{ | |
| 6431 match(Set mem (StoreL mem src)); | |
| 6432 ins_cost(MEMORY_REF_COST); | |
| 6433 | |
| 6434 size(4); | |
| 6435 format %{ "STX $src,$mem" %} | |
| 6436 opcode(Assembler::stx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6437 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6438 ins_pipe(istore_mem_zero); |
| 6439 %} | |
| 6440 | |
| 6441 // Store Integer from float register (used after fstoi) | |
| 6442 instruct storeI_Freg(memory mem, regF src) %{ | |
| 6443 match(Set mem (StoreI mem src)); | |
| 6444 ins_cost(MEMORY_REF_COST); | |
| 6445 | |
| 6446 size(4); | |
| 6447 format %{ "STF $src,$mem\t! after fstoi/fdtoi" %} | |
| 6448 opcode(Assembler::stf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6449 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6450 ins_pipe(fstoreF_mem_reg); |
| 6451 %} | |
| 6452 | |
| 6453 // Store Pointer | |
| 6454 instruct storeP(memory dst, sp_ptr_RegP src) %{ | |
| 6455 match(Set dst (StoreP dst src)); | |
| 6456 ins_cost(MEMORY_REF_COST); | |
| 6457 size(4); | |
| 6458 | |
| 6459 #ifndef _LP64 | |
| 6460 format %{ "STW $src,$dst\t! ptr" %} | |
| 6461 opcode(Assembler::stw_op3, 0, REGP_OP); | |
| 6462 #else | |
| 6463 format %{ "STX $src,$dst\t! ptr" %} | |
| 6464 opcode(Assembler::stx_op3, 0, REGP_OP); | |
| 6465 #endif | |
| 6466 ins_encode( form3_mem_reg( dst, src ) ); | |
| 6467 ins_pipe(istore_mem_spORreg); | |
| 6468 %} | |
| 6469 | |
| 6470 instruct storeP0(memory dst, immP0 src) %{ | |
| 6471 match(Set dst (StoreP dst src)); | |
| 6472 ins_cost(MEMORY_REF_COST); | |
| 6473 size(4); | |
| 6474 | |
| 6475 #ifndef _LP64 | |
| 6476 format %{ "STW $src,$dst\t! ptr" %} | |
| 6477 opcode(Assembler::stw_op3, 0, REGP_OP); | |
| 6478 #else | |
| 6479 format %{ "STX $src,$dst\t! ptr" %} | |
| 6480 opcode(Assembler::stx_op3, 0, REGP_OP); | |
| 6481 #endif | |
| 6482 ins_encode( form3_mem_reg( dst, R_G0 ) ); | |
| 6483 ins_pipe(istore_mem_zero); | |
| 6484 %} | |
| 6485 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6486 // Store Compressed Pointer |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6487 instruct storeN(memory dst, iRegN src) %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6488 match(Set dst (StoreN dst src)); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6489 ins_cost(MEMORY_REF_COST); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6490 size(4); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6491 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6492 format %{ "STW $src,$dst\t! compressed ptr" %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6493 ins_encode %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6494 Register base = as_Register($dst$$base); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6495 Register index = as_Register($dst$$index); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6496 Register src = $src$$Register; |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6497 if (index != G0) { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6498 __ stw(src, base, index); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6499 } else { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6500 __ stw(src, base, $dst$$disp); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6501 } |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6502 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6503 ins_pipe(istore_mem_spORreg); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6504 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6505 |
|
6848
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6506 instruct storeNKlass(memory dst, iRegN src) %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6507 match(Set dst (StoreNKlass dst src)); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6508 ins_cost(MEMORY_REF_COST); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6509 size(4); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6510 |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6511 format %{ "STW $src,$dst\t! compressed klass ptr" %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6512 ins_encode %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6513 Register base = as_Register($dst$$base); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6514 Register index = as_Register($dst$$index); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6515 Register src = $src$$Register; |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6516 if (index != G0) { |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6517 __ stw(src, base, index); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6518 } else { |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6519 __ stw(src, base, $dst$$disp); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6520 } |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6521 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6522 ins_pipe(istore_mem_spORreg); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6523 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6524 |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6525 instruct storeN0(memory dst, immN0 src) %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6526 match(Set dst (StoreN dst src)); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6527 ins_cost(MEMORY_REF_COST); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6528 size(4); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6529 |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6530 format %{ "STW $src,$dst\t! compressed ptr" %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6531 ins_encode %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6532 Register base = as_Register($dst$$base); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6533 Register index = as_Register($dst$$index); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6534 if (index != G0) { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6535 __ stw(0, base, index); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6536 } else { |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6537 __ stw(0, base, $dst$$disp); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6538 } |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6539 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6540 ins_pipe(istore_mem_zero); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6541 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6542 |
| 0 | 6543 // Store Double |
| 6544 instruct storeD( memory mem, regD src) %{ | |
| 6545 match(Set mem (StoreD mem src)); | |
| 6546 ins_cost(MEMORY_REF_COST); | |
| 6547 | |
| 6548 size(4); | |
| 6549 format %{ "STDF $src,$mem" %} | |
| 6550 opcode(Assembler::stdf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6551 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6552 ins_pipe(fstoreD_mem_reg); |
| 6553 %} | |
| 6554 | |
| 6555 instruct storeD0( memory mem, immD0 src) %{ | |
| 6556 match(Set mem (StoreD mem src)); | |
| 6557 ins_cost(MEMORY_REF_COST); | |
| 6558 | |
| 6559 size(4); | |
| 6560 format %{ "STX $src,$mem" %} | |
| 6561 opcode(Assembler::stx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6562 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6563 ins_pipe(fstoreD_mem_zero); |
| 6564 %} | |
| 6565 | |
| 6566 // Store Float | |
| 6567 instruct storeF( memory mem, regF src) %{ | |
| 6568 match(Set mem (StoreF mem src)); | |
| 6569 ins_cost(MEMORY_REF_COST); | |
| 6570 | |
| 6571 size(4); | |
| 6572 format %{ "STF $src,$mem" %} | |
| 6573 opcode(Assembler::stf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6574 ins_encode(simple_form3_mem_reg( mem, src ) ); |
| 0 | 6575 ins_pipe(fstoreF_mem_reg); |
| 6576 %} | |
| 6577 | |
| 6578 instruct storeF0( memory mem, immF0 src) %{ | |
| 6579 match(Set mem (StoreF mem src)); | |
| 6580 ins_cost(MEMORY_REF_COST); | |
| 6581 | |
| 6582 size(4); | |
| 6583 format %{ "STW $src,$mem\t! storeF0" %} | |
| 6584 opcode(Assembler::stw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6585 ins_encode(simple_form3_mem_reg( mem, R_G0 ) ); |
| 0 | 6586 ins_pipe(fstoreF_mem_zero); |
| 6587 %} | |
| 6588 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6589 // Convert oop pointer into compressed form |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6590 instruct encodeHeapOop(iRegN dst, iRegP src) %{ |
|
221
1e026f8da827
6710487: More than half of JDI Regression tests hang with COOPs in -Xcomp mode
kvn
parents:
182
diff
changeset
|
6591 predicate(n->bottom_type()->make_ptr()->ptr() != TypePtr::NotNull); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6592 match(Set dst (EncodeP src)); |
|
124
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6593 format %{ "encode_heap_oop $src, $dst" %} |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6594 ins_encode %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6595 __ encode_heap_oop($src$$Register, $dst$$Register); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6596 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6597 ins_pipe(ialu_reg); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6598 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6599 |
|
124
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6600 instruct encodeHeapOop_not_null(iRegN dst, iRegP src) %{ |
|
221
1e026f8da827
6710487: More than half of JDI Regression tests hang with COOPs in -Xcomp mode
kvn
parents:
182
diff
changeset
|
6601 predicate(n->bottom_type()->make_ptr()->ptr() == TypePtr::NotNull); |
|
124
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6602 match(Set dst (EncodeP src)); |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6603 format %{ "encode_heap_oop_not_null $src, $dst" %} |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6604 ins_encode %{ |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6605 __ encode_heap_oop_not_null($src$$Register, $dst$$Register); |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6606 %} |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6607 ins_pipe(ialu_reg); |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6608 %} |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6609 |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6610 instruct decodeHeapOop(iRegP dst, iRegN src) %{ |
|
182
44abbb0d4c18
6709093: Compressed Oops: reduce size of compiled methods
kvn
parents:
181
diff
changeset
|
6611 predicate(n->bottom_type()->is_oopptr()->ptr() != TypePtr::NotNull && |
|
44abbb0d4c18
6709093: Compressed Oops: reduce size of compiled methods
kvn
parents:
181
diff
changeset
|
6612 n->bottom_type()->is_oopptr()->ptr() != TypePtr::Constant); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6613 match(Set dst (DecodeN src)); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6614 format %{ "decode_heap_oop $src, $dst" %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6615 ins_encode %{ |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6616 __ decode_heap_oop($src$$Register, $dst$$Register); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6617 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6618 ins_pipe(ialu_reg); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6619 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6620 |
|
124
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6621 instruct decodeHeapOop_not_null(iRegP dst, iRegN src) %{ |
|
182
44abbb0d4c18
6709093: Compressed Oops: reduce size of compiled methods
kvn
parents:
181
diff
changeset
|
6622 predicate(n->bottom_type()->is_oopptr()->ptr() == TypePtr::NotNull || |
|
44abbb0d4c18
6709093: Compressed Oops: reduce size of compiled methods
kvn
parents:
181
diff
changeset
|
6623 n->bottom_type()->is_oopptr()->ptr() == TypePtr::Constant); |
|
124
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6624 match(Set dst (DecodeN src)); |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6625 format %{ "decode_heap_oop_not_null $src, $dst" %} |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6626 ins_encode %{ |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6627 __ decode_heap_oop_not_null($src$$Register, $dst$$Register); |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6628 %} |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6629 ins_pipe(ialu_reg); |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6630 %} |
|
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
6631 |
|
6848
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6632 instruct encodeKlass_not_null(iRegN dst, iRegP src) %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6633 match(Set dst (EncodePKlass src)); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6634 format %{ "encode_klass_not_null $src, $dst" %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6635 ins_encode %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6636 __ encode_klass_not_null($src$$Register, $dst$$Register); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6637 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6638 ins_pipe(ialu_reg); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6639 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6640 |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6641 instruct decodeKlass_not_null(iRegP dst, iRegN src) %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6642 match(Set dst (DecodeNKlass src)); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6643 format %{ "decode_klass_not_null $src, $dst" %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6644 ins_encode %{ |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6645 __ decode_klass_not_null($src$$Register, $dst$$Register); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6646 %} |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6647 ins_pipe(ialu_reg); |
|
8e47bac5643a
7054512: Compress class pointers after perm gen removal
roland
parents:
6823
diff
changeset
|
6648 %} |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
6649 |
| 0 | 6650 //----------MemBar Instructions----------------------------------------------- |
| 6651 // Memory barrier flavors | |
| 6652 | |
| 6653 instruct membar_acquire() %{ | |
| 6654 match(MemBarAcquire); | |
|
14439
50fdb38839eb
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
14435
diff
changeset
|
6655 match(LoadFence); |
| 0 | 6656 ins_cost(4*MEMORY_REF_COST); |
| 6657 | |
| 6658 size(0); | |
| 6659 format %{ "MEMBAR-acquire" %} | |
| 6660 ins_encode( enc_membar_acquire ); | |
| 6661 ins_pipe(long_memory_op); | |
| 6662 %} | |
| 6663 | |
| 6664 instruct membar_acquire_lock() %{ | |
|
3849
f1c12354c3f7
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
3842
diff
changeset
|
6665 match(MemBarAcquireLock); |
| 0 | 6666 ins_cost(0); |
| 6667 | |
| 6668 size(0); | |
| 6669 format %{ "!MEMBAR-acquire (CAS in prior FastLock so empty encoding)" %} | |
| 6670 ins_encode( ); | |
| 6671 ins_pipe(empty); | |
| 6672 %} | |
| 6673 | |
| 6674 instruct membar_release() %{ | |
| 6675 match(MemBarRelease); | |
|
14439
50fdb38839eb
8028515: PPPC64 (part 113.2): opto: Introduce LoadFence/StoreFence.
goetz
parents:
14435
diff
changeset
|
6676 match(StoreFence); |
| 0 | 6677 ins_cost(4*MEMORY_REF_COST); |
| 6678 | |
| 6679 size(0); | |
| 6680 format %{ "MEMBAR-release" %} | |
| 6681 ins_encode( enc_membar_release ); | |
| 6682 ins_pipe(long_memory_op); | |
| 6683 %} | |
| 6684 | |
| 6685 instruct membar_release_lock() %{ | |
|
3849
f1c12354c3f7
7074017: Introduce MemBarAcquireLock/MemBarReleaseLock nodes for monitor enter/exit code paths
roland
parents:
3842
diff
changeset
|
6686 match(MemBarReleaseLock); |
| 0 | 6687 ins_cost(0); |
| 6688 | |
| 6689 size(0); | |
| 6690 format %{ "!MEMBAR-release (CAS in succeeding FastUnlock so empty encoding)" %} | |
| 6691 ins_encode( ); | |
| 6692 ins_pipe(empty); | |
| 6693 %} | |
| 6694 | |
| 6695 instruct membar_volatile() %{ | |
| 6696 match(MemBarVolatile); | |
| 6697 ins_cost(4*MEMORY_REF_COST); | |
| 6698 | |
| 6699 size(4); | |
| 6700 format %{ "MEMBAR-volatile" %} | |
| 6701 ins_encode( enc_membar_volatile ); | |
| 6702 ins_pipe(long_memory_op); | |
| 6703 %} | |
| 6704 | |
| 6705 instruct unnecessary_membar_volatile() %{ | |
| 6706 match(MemBarVolatile); | |
| 6707 predicate(Matcher::post_store_load_barrier(n)); | |
| 6708 ins_cost(0); | |
| 6709 | |
| 6710 size(0); | |
| 6711 format %{ "!MEMBAR-volatile (unnecessary so empty encoding)" %} | |
| 6712 ins_encode( ); | |
| 6713 ins_pipe(empty); | |
| 6714 %} | |
| 6715 | |
|
4763
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6716 instruct membar_storestore() %{ |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6717 match(MemBarStoreStore); |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6718 ins_cost(0); |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6719 |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6720 size(0); |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6721 format %{ "!MEMBAR-storestore (empty encoding)" %} |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6722 ins_encode( ); |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6723 ins_pipe(empty); |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6724 %} |
|
1dc233a8c7fe
7121140: Allocation paths require explicit memory synchronization operations for RMO systems
roland
parents:
4121
diff
changeset
|
6725 |
| 0 | 6726 //----------Register Move Instructions----------------------------------------- |
| 6727 instruct roundDouble_nop(regD dst) %{ | |
| 6728 match(Set dst (RoundDouble dst)); | |
| 6729 ins_cost(0); | |
| 6730 // SPARC results are already "rounded" (i.e., normal-format IEEE) | |
| 6731 ins_encode( ); | |
| 6732 ins_pipe(empty); | |
| 6733 %} | |
| 6734 | |
| 6735 | |
| 6736 instruct roundFloat_nop(regF dst) %{ | |
| 6737 match(Set dst (RoundFloat dst)); | |
| 6738 ins_cost(0); | |
| 6739 // SPARC results are already "rounded" (i.e., normal-format IEEE) | |
| 6740 ins_encode( ); | |
| 6741 ins_pipe(empty); | |
| 6742 %} | |
| 6743 | |
| 6744 | |
| 6745 // Cast Index to Pointer for unsafe natives | |
| 6746 instruct castX2P(iRegX src, iRegP dst) %{ | |
| 6747 match(Set dst (CastX2P src)); | |
| 6748 | |
| 6749 format %{ "MOV $src,$dst\t! IntX->Ptr" %} | |
| 6750 ins_encode( form3_g0_rs2_rd_move( src, dst ) ); | |
| 6751 ins_pipe(ialu_reg); | |
| 6752 %} | |
| 6753 | |
| 6754 // Cast Pointer to Index for unsafe natives | |
| 6755 instruct castP2X(iRegP src, iRegX dst) %{ | |
| 6756 match(Set dst (CastP2X src)); | |
| 6757 | |
| 6758 format %{ "MOV $src,$dst\t! Ptr->IntX" %} | |
| 6759 ins_encode( form3_g0_rs2_rd_move( src, dst ) ); | |
| 6760 ins_pipe(ialu_reg); | |
| 6761 %} | |
| 6762 | |
| 6763 instruct stfSSD(stackSlotD stkSlot, regD src) %{ | |
| 6764 // %%%% TO DO: Tell the coalescer that this kind of node is a copy! | |
| 6765 match(Set stkSlot src); // chain rule | |
| 6766 ins_cost(MEMORY_REF_COST); | |
| 6767 format %{ "STDF $src,$stkSlot\t!stk" %} | |
| 6768 opcode(Assembler::stdf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6769 ins_encode(simple_form3_mem_reg(stkSlot, src)); |
| 0 | 6770 ins_pipe(fstoreD_stk_reg); |
| 6771 %} | |
| 6772 | |
| 6773 instruct ldfSSD(regD dst, stackSlotD stkSlot) %{ | |
| 6774 // %%%% TO DO: Tell the coalescer that this kind of node is a copy! | |
| 6775 match(Set dst stkSlot); // chain rule | |
| 6776 ins_cost(MEMORY_REF_COST); | |
| 6777 format %{ "LDDF $stkSlot,$dst\t!stk" %} | |
| 6778 opcode(Assembler::lddf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6779 ins_encode(simple_form3_mem_reg(stkSlot, dst)); |
| 0 | 6780 ins_pipe(floadD_stk); |
| 6781 %} | |
| 6782 | |
| 6783 instruct stfSSF(stackSlotF stkSlot, regF src) %{ | |
| 6784 // %%%% TO DO: Tell the coalescer that this kind of node is a copy! | |
| 6785 match(Set stkSlot src); // chain rule | |
| 6786 ins_cost(MEMORY_REF_COST); | |
| 6787 format %{ "STF $src,$stkSlot\t!stk" %} | |
| 6788 opcode(Assembler::stf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
6789 ins_encode(simple_form3_mem_reg(stkSlot, src)); |
| 0 | 6790 ins_pipe(fstoreF_stk_reg); |
| 6791 %} | |
| 6792 | |
| 6793 //----------Conditional Move--------------------------------------------------- | |
| 6794 // Conditional move | |
| 6795 instruct cmovIP_reg(cmpOpP cmp, flagsRegP pcc, iRegI dst, iRegI src) %{ | |
| 6796 match(Set dst (CMoveI (Binary cmp pcc) (Binary dst src))); | |
| 6797 ins_cost(150); | |
| 6798 format %{ "MOV$cmp $pcc,$src,$dst" %} | |
| 6799 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 6800 ins_pipe(ialu_reg); | |
| 6801 %} | |
| 6802 | |
| 6803 instruct cmovIP_imm(cmpOpP cmp, flagsRegP pcc, iRegI dst, immI11 src) %{ | |
| 6804 match(Set dst (CMoveI (Binary cmp pcc) (Binary dst src))); | |
| 6805 ins_cost(140); | |
| 6806 format %{ "MOV$cmp $pcc,$src,$dst" %} | |
| 6807 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 6808 ins_pipe(ialu_imm); | |
| 6809 %} | |
| 6810 | |
| 6811 instruct cmovII_reg(cmpOp cmp, flagsReg icc, iRegI dst, iRegI src) %{ | |
| 6812 match(Set dst (CMoveI (Binary cmp icc) (Binary dst src))); | |
| 6813 ins_cost(150); | |
| 6814 size(4); | |
| 6815 format %{ "MOV$cmp $icc,$src,$dst" %} | |
| 6816 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); | |
| 6817 ins_pipe(ialu_reg); | |
| 6818 %} | |
| 6819 | |
| 6820 instruct cmovII_imm(cmpOp cmp, flagsReg icc, iRegI dst, immI11 src) %{ | |
| 6821 match(Set dst (CMoveI (Binary cmp icc) (Binary dst src))); | |
| 6822 ins_cost(140); | |
| 6823 size(4); | |
| 6824 format %{ "MOV$cmp $icc,$src,$dst" %} | |
| 6825 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::icc)) ); | |
| 6826 ins_pipe(ialu_imm); | |
| 6827 %} | |
| 6828 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6829 instruct cmovIIu_reg(cmpOpU cmp, flagsRegU icc, iRegI dst, iRegI src) %{ |
| 0 | 6830 match(Set dst (CMoveI (Binary cmp icc) (Binary dst src))); |
| 6831 ins_cost(150); | |
| 6832 size(4); | |
| 6833 format %{ "MOV$cmp $icc,$src,$dst" %} | |
| 6834 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); | |
| 6835 ins_pipe(ialu_reg); | |
| 6836 %} | |
| 6837 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6838 instruct cmovIIu_imm(cmpOpU cmp, flagsRegU icc, iRegI dst, immI11 src) %{ |
| 0 | 6839 match(Set dst (CMoveI (Binary cmp icc) (Binary dst src))); |
| 6840 ins_cost(140); | |
| 6841 size(4); | |
| 6842 format %{ "MOV$cmp $icc,$src,$dst" %} | |
| 6843 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::icc)) ); | |
| 6844 ins_pipe(ialu_imm); | |
| 6845 %} | |
| 6846 | |
| 6847 instruct cmovIF_reg(cmpOpF cmp, flagsRegF fcc, iRegI dst, iRegI src) %{ | |
| 6848 match(Set dst (CMoveI (Binary cmp fcc) (Binary dst src))); | |
| 6849 ins_cost(150); | |
| 6850 size(4); | |
| 6851 format %{ "MOV$cmp $fcc,$src,$dst" %} | |
| 6852 ins_encode( enc_cmov_reg_f(cmp,dst,src, fcc) ); | |
| 6853 ins_pipe(ialu_reg); | |
| 6854 %} | |
| 6855 | |
| 6856 instruct cmovIF_imm(cmpOpF cmp, flagsRegF fcc, iRegI dst, immI11 src) %{ | |
| 6857 match(Set dst (CMoveI (Binary cmp fcc) (Binary dst src))); | |
| 6858 ins_cost(140); | |
| 6859 size(4); | |
| 6860 format %{ "MOV$cmp $fcc,$src,$dst" %} | |
| 6861 ins_encode( enc_cmov_imm_f(cmp,dst,src, fcc) ); | |
| 6862 ins_pipe(ialu_imm); | |
| 6863 %} | |
| 6864 | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6865 // Conditional move for RegN. Only cmov(reg,reg). |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6866 instruct cmovNP_reg(cmpOpP cmp, flagsRegP pcc, iRegN dst, iRegN src) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6867 match(Set dst (CMoveN (Binary cmp pcc) (Binary dst src))); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6868 ins_cost(150); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6869 format %{ "MOV$cmp $pcc,$src,$dst" %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6870 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::ptr_cc)) ); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6871 ins_pipe(ialu_reg); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6872 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6873 |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6874 // This instruction also works with CmpN so we don't need cmovNN_reg. |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6875 instruct cmovNI_reg(cmpOp cmp, flagsReg icc, iRegN dst, iRegN src) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6876 match(Set dst (CMoveN (Binary cmp icc) (Binary dst src))); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6877 ins_cost(150); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6878 size(4); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6879 format %{ "MOV$cmp $icc,$src,$dst" %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6880 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6881 ins_pipe(ialu_reg); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6882 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6883 |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6884 // This instruction also works with CmpN so we don't need cmovNN_reg. |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6885 instruct cmovNIu_reg(cmpOpU cmp, flagsRegU icc, iRegN dst, iRegN src) %{ |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6886 match(Set dst (CMoveN (Binary cmp icc) (Binary dst src))); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6887 ins_cost(150); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6888 size(4); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6889 format %{ "MOV$cmp $icc,$src,$dst" %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6890 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6891 ins_pipe(ialu_reg); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6892 %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6893 |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6894 instruct cmovNF_reg(cmpOpF cmp, flagsRegF fcc, iRegN dst, iRegN src) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6895 match(Set dst (CMoveN (Binary cmp fcc) (Binary dst src))); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6896 ins_cost(150); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6897 size(4); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6898 format %{ "MOV$cmp $fcc,$src,$dst" %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6899 ins_encode( enc_cmov_reg_f(cmp,dst,src, fcc) ); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6900 ins_pipe(ialu_reg); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6901 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6902 |
| 0 | 6903 // Conditional move |
| 6904 instruct cmovPP_reg(cmpOpP cmp, flagsRegP pcc, iRegP dst, iRegP src) %{ | |
| 6905 match(Set dst (CMoveP (Binary cmp pcc) (Binary dst src))); | |
| 6906 ins_cost(150); | |
| 6907 format %{ "MOV$cmp $pcc,$src,$dst\t! ptr" %} | |
| 6908 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 6909 ins_pipe(ialu_reg); | |
| 6910 %} | |
| 6911 | |
| 6912 instruct cmovPP_imm(cmpOpP cmp, flagsRegP pcc, iRegP dst, immP0 src) %{ | |
| 6913 match(Set dst (CMoveP (Binary cmp pcc) (Binary dst src))); | |
| 6914 ins_cost(140); | |
| 6915 format %{ "MOV$cmp $pcc,$src,$dst\t! ptr" %} | |
| 6916 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 6917 ins_pipe(ialu_imm); | |
| 6918 %} | |
| 6919 | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
6920 // This instruction also works with CmpN so we don't need cmovPN_reg. |
| 0 | 6921 instruct cmovPI_reg(cmpOp cmp, flagsReg icc, iRegP dst, iRegP src) %{ |
| 6922 match(Set dst (CMoveP (Binary cmp icc) (Binary dst src))); | |
| 6923 ins_cost(150); | |
| 6924 | |
| 6925 size(4); | |
| 6926 format %{ "MOV$cmp $icc,$src,$dst\t! ptr" %} | |
| 6927 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); | |
| 6928 ins_pipe(ialu_reg); | |
| 6929 %} | |
| 6930 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6931 instruct cmovPIu_reg(cmpOpU cmp, flagsRegU icc, iRegP dst, iRegP src) %{ |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6932 match(Set dst (CMoveP (Binary cmp icc) (Binary dst src))); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6933 ins_cost(150); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6934 |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6935 size(4); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6936 format %{ "MOV$cmp $icc,$src,$dst\t! ptr" %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6937 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6938 ins_pipe(ialu_reg); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6939 %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6940 |
| 0 | 6941 instruct cmovPI_imm(cmpOp cmp, flagsReg icc, iRegP dst, immP0 src) %{ |
| 6942 match(Set dst (CMoveP (Binary cmp icc) (Binary dst src))); | |
| 6943 ins_cost(140); | |
| 6944 | |
| 6945 size(4); | |
| 6946 format %{ "MOV$cmp $icc,$src,$dst\t! ptr" %} | |
| 6947 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::icc)) ); | |
| 6948 ins_pipe(ialu_imm); | |
| 6949 %} | |
| 6950 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6951 instruct cmovPIu_imm(cmpOpU cmp, flagsRegU icc, iRegP dst, immP0 src) %{ |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6952 match(Set dst (CMoveP (Binary cmp icc) (Binary dst src))); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6953 ins_cost(140); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6954 |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6955 size(4); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6956 format %{ "MOV$cmp $icc,$src,$dst\t! ptr" %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6957 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::icc)) ); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6958 ins_pipe(ialu_imm); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6959 %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
6960 |
| 0 | 6961 instruct cmovPF_reg(cmpOpF cmp, flagsRegF fcc, iRegP dst, iRegP src) %{ |
| 6962 match(Set dst (CMoveP (Binary cmp fcc) (Binary dst src))); | |
| 6963 ins_cost(150); | |
| 6964 size(4); | |
| 6965 format %{ "MOV$cmp $fcc,$src,$dst" %} | |
| 6966 ins_encode( enc_cmov_reg_f(cmp,dst,src, fcc) ); | |
| 6967 ins_pipe(ialu_imm); | |
| 6968 %} | |
| 6969 | |
| 6970 instruct cmovPF_imm(cmpOpF cmp, flagsRegF fcc, iRegP dst, immP0 src) %{ | |
| 6971 match(Set dst (CMoveP (Binary cmp fcc) (Binary dst src))); | |
| 6972 ins_cost(140); | |
| 6973 size(4); | |
| 6974 format %{ "MOV$cmp $fcc,$src,$dst" %} | |
| 6975 ins_encode( enc_cmov_imm_f(cmp,dst,src, fcc) ); | |
| 6976 ins_pipe(ialu_imm); | |
| 6977 %} | |
| 6978 | |
| 6979 // Conditional move | |
| 6980 instruct cmovFP_reg(cmpOpP cmp, flagsRegP pcc, regF dst, regF src) %{ | |
| 6981 match(Set dst (CMoveF (Binary cmp pcc) (Binary dst src))); | |
| 6982 ins_cost(150); | |
| 6983 opcode(0x101); | |
| 6984 format %{ "FMOVD$cmp $pcc,$src,$dst" %} | |
| 6985 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 6986 ins_pipe(int_conditional_float_move); | |
| 6987 %} | |
| 6988 | |
| 6989 instruct cmovFI_reg(cmpOp cmp, flagsReg icc, regF dst, regF src) %{ | |
| 6990 match(Set dst (CMoveF (Binary cmp icc) (Binary dst src))); | |
| 6991 ins_cost(150); | |
| 6992 | |
| 6993 size(4); | |
| 6994 format %{ "FMOVS$cmp $icc,$src,$dst" %} | |
| 6995 opcode(0x101); | |
| 6996 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::icc)) ); | |
| 6997 ins_pipe(int_conditional_float_move); | |
| 6998 %} | |
| 6999 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7000 instruct cmovFIu_reg(cmpOpU cmp, flagsRegU icc, regF dst, regF src) %{ |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7001 match(Set dst (CMoveF (Binary cmp icc) (Binary dst src))); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7002 ins_cost(150); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7003 |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7004 size(4); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7005 format %{ "FMOVS$cmp $icc,$src,$dst" %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7006 opcode(0x101); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7007 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::icc)) ); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7008 ins_pipe(int_conditional_float_move); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7009 %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7010 |
| 0 | 7011 // Conditional move, |
| 7012 instruct cmovFF_reg(cmpOpF cmp, flagsRegF fcc, regF dst, regF src) %{ | |
| 7013 match(Set dst (CMoveF (Binary cmp fcc) (Binary dst src))); | |
| 7014 ins_cost(150); | |
| 7015 size(4); | |
| 7016 format %{ "FMOVF$cmp $fcc,$src,$dst" %} | |
| 7017 opcode(0x1); | |
| 7018 ins_encode( enc_cmovff_reg(cmp,fcc,dst,src) ); | |
| 7019 ins_pipe(int_conditional_double_move); | |
| 7020 %} | |
| 7021 | |
| 7022 // Conditional move | |
| 7023 instruct cmovDP_reg(cmpOpP cmp, flagsRegP pcc, regD dst, regD src) %{ | |
| 7024 match(Set dst (CMoveD (Binary cmp pcc) (Binary dst src))); | |
| 7025 ins_cost(150); | |
| 7026 size(4); | |
| 7027 opcode(0x102); | |
| 7028 format %{ "FMOVD$cmp $pcc,$src,$dst" %} | |
| 7029 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 7030 ins_pipe(int_conditional_double_move); | |
| 7031 %} | |
| 7032 | |
| 7033 instruct cmovDI_reg(cmpOp cmp, flagsReg icc, regD dst, regD src) %{ | |
| 7034 match(Set dst (CMoveD (Binary cmp icc) (Binary dst src))); | |
| 7035 ins_cost(150); | |
| 7036 | |
| 7037 size(4); | |
| 7038 format %{ "FMOVD$cmp $icc,$src,$dst" %} | |
| 7039 opcode(0x102); | |
| 7040 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::icc)) ); | |
| 7041 ins_pipe(int_conditional_double_move); | |
| 7042 %} | |
| 7043 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7044 instruct cmovDIu_reg(cmpOpU cmp, flagsRegU icc, regD dst, regD src) %{ |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7045 match(Set dst (CMoveD (Binary cmp icc) (Binary dst src))); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7046 ins_cost(150); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7047 |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7048 size(4); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7049 format %{ "FMOVD$cmp $icc,$src,$dst" %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7050 opcode(0x102); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7051 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::icc)) ); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7052 ins_pipe(int_conditional_double_move); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7053 %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7054 |
| 0 | 7055 // Conditional move, |
| 7056 instruct cmovDF_reg(cmpOpF cmp, flagsRegF fcc, regD dst, regD src) %{ | |
| 7057 match(Set dst (CMoveD (Binary cmp fcc) (Binary dst src))); | |
| 7058 ins_cost(150); | |
| 7059 size(4); | |
| 7060 format %{ "FMOVD$cmp $fcc,$src,$dst" %} | |
| 7061 opcode(0x2); | |
| 7062 ins_encode( enc_cmovff_reg(cmp,fcc,dst,src) ); | |
| 7063 ins_pipe(int_conditional_double_move); | |
| 7064 %} | |
| 7065 | |
| 7066 // Conditional move | |
| 7067 instruct cmovLP_reg(cmpOpP cmp, flagsRegP pcc, iRegL dst, iRegL src) %{ | |
| 7068 match(Set dst (CMoveL (Binary cmp pcc) (Binary dst src))); | |
| 7069 ins_cost(150); | |
| 7070 format %{ "MOV$cmp $pcc,$src,$dst\t! long" %} | |
| 7071 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 7072 ins_pipe(ialu_reg); | |
| 7073 %} | |
| 7074 | |
| 7075 instruct cmovLP_imm(cmpOpP cmp, flagsRegP pcc, iRegL dst, immI11 src) %{ | |
| 7076 match(Set dst (CMoveL (Binary cmp pcc) (Binary dst src))); | |
| 7077 ins_cost(140); | |
| 7078 format %{ "MOV$cmp $pcc,$src,$dst\t! long" %} | |
| 7079 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::ptr_cc)) ); | |
| 7080 ins_pipe(ialu_imm); | |
| 7081 %} | |
| 7082 | |
| 7083 instruct cmovLI_reg(cmpOp cmp, flagsReg icc, iRegL dst, iRegL src) %{ | |
| 7084 match(Set dst (CMoveL (Binary cmp icc) (Binary dst src))); | |
| 7085 ins_cost(150); | |
| 7086 | |
| 7087 size(4); | |
| 7088 format %{ "MOV$cmp $icc,$src,$dst\t! long" %} | |
| 7089 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); | |
| 7090 ins_pipe(ialu_reg); | |
| 7091 %} | |
| 7092 | |
| 7093 | |
|
1160
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7094 instruct cmovLIu_reg(cmpOpU cmp, flagsRegU icc, iRegL dst, iRegL src) %{ |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7095 match(Set dst (CMoveL (Binary cmp icc) (Binary dst src))); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7096 ins_cost(150); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7097 |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7098 size(4); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7099 format %{ "MOV$cmp $icc,$src,$dst\t! long" %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7100 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::icc)) ); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7101 ins_pipe(ialu_reg); |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7102 %} |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7103 |
|
f24201449cac
6909839: missing unsigned compare cases for some cmoves in sparc.ad
never
parents:
1137
diff
changeset
|
7104 |
| 0 | 7105 instruct cmovLF_reg(cmpOpF cmp, flagsRegF fcc, iRegL dst, iRegL src) %{ |
| 7106 match(Set dst (CMoveL (Binary cmp fcc) (Binary dst src))); | |
| 7107 ins_cost(150); | |
| 7108 | |
| 7109 size(4); | |
| 7110 format %{ "MOV$cmp $fcc,$src,$dst\t! long" %} | |
| 7111 ins_encode( enc_cmov_reg_f(cmp,dst,src, fcc) ); | |
| 7112 ins_pipe(ialu_reg); | |
| 7113 %} | |
| 7114 | |
| 7115 | |
| 7116 | |
| 7117 //----------OS and Locking Instructions---------------------------------------- | |
| 7118 | |
| 7119 // This name is KNOWN by the ADLC and cannot be changed. | |
| 7120 // The ADLC forces a 'TypeRawPtr::BOTTOM' output type | |
| 7121 // for this guy. | |
| 7122 instruct tlsLoadP(g2RegP dst) %{ | |
| 7123 match(Set dst (ThreadLocal)); | |
| 7124 | |
| 7125 size(0); | |
| 7126 ins_cost(0); | |
| 7127 format %{ "# TLS is in G2" %} | |
| 7128 ins_encode( /*empty encoding*/ ); | |
| 7129 ins_pipe(ialu_none); | |
| 7130 %} | |
| 7131 | |
| 7132 instruct checkCastPP( iRegP dst ) %{ | |
| 7133 match(Set dst (CheckCastPP dst)); | |
| 7134 | |
| 7135 size(0); | |
| 7136 format %{ "# checkcastPP of $dst" %} | |
| 7137 ins_encode( /*empty encoding*/ ); | |
| 7138 ins_pipe(empty); | |
| 7139 %} | |
| 7140 | |
| 7141 | |
| 7142 instruct castPP( iRegP dst ) %{ | |
| 7143 match(Set dst (CastPP dst)); | |
| 7144 format %{ "# castPP of $dst" %} | |
| 7145 ins_encode( /*empty encoding*/ ); | |
| 7146 ins_pipe(empty); | |
| 7147 %} | |
| 7148 | |
| 7149 instruct castII( iRegI dst ) %{ | |
| 7150 match(Set dst (CastII dst)); | |
| 7151 format %{ "# castII of $dst" %} | |
| 7152 ins_encode( /*empty encoding*/ ); | |
| 7153 ins_cost(0); | |
| 7154 ins_pipe(empty); | |
| 7155 %} | |
| 7156 | |
| 7157 //----------Arithmetic Instructions-------------------------------------------- | |
| 7158 // Addition Instructions | |
| 7159 // Register Addition | |
| 7160 instruct addI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 7161 match(Set dst (AddI src1 src2)); | |
| 7162 | |
| 7163 size(4); | |
| 7164 format %{ "ADD $src1,$src2,$dst" %} | |
| 7165 ins_encode %{ | |
| 7166 __ add($src1$$Register, $src2$$Register, $dst$$Register); | |
| 7167 %} | |
| 7168 ins_pipe(ialu_reg_reg); | |
| 7169 %} | |
| 7170 | |
| 7171 // Immediate Addition | |
| 7172 instruct addI_reg_imm13(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 7173 match(Set dst (AddI src1 src2)); | |
| 7174 | |
| 7175 size(4); | |
| 7176 format %{ "ADD $src1,$src2,$dst" %} | |
| 7177 opcode(Assembler::add_op3, Assembler::arith_op); | |
| 7178 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7179 ins_pipe(ialu_reg_imm); | |
| 7180 %} | |
| 7181 | |
| 7182 // Pointer Register Addition | |
| 7183 instruct addP_reg_reg(iRegP dst, iRegP src1, iRegX src2) %{ | |
| 7184 match(Set dst (AddP src1 src2)); | |
| 7185 | |
| 7186 size(4); | |
| 7187 format %{ "ADD $src1,$src2,$dst" %} | |
| 7188 opcode(Assembler::add_op3, Assembler::arith_op); | |
| 7189 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7190 ins_pipe(ialu_reg_reg); | |
| 7191 %} | |
| 7192 | |
| 7193 // Pointer Immediate Addition | |
| 7194 instruct addP_reg_imm13(iRegP dst, iRegP src1, immX13 src2) %{ | |
| 7195 match(Set dst (AddP src1 src2)); | |
| 7196 | |
| 7197 size(4); | |
| 7198 format %{ "ADD $src1,$src2,$dst" %} | |
| 7199 opcode(Assembler::add_op3, Assembler::arith_op); | |
| 7200 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7201 ins_pipe(ialu_reg_imm); | |
| 7202 %} | |
| 7203 | |
| 7204 // Long Addition | |
| 7205 instruct addL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7206 match(Set dst (AddL src1 src2)); | |
| 7207 | |
| 7208 size(4); | |
| 7209 format %{ "ADD $src1,$src2,$dst\t! long" %} | |
| 7210 opcode(Assembler::add_op3, Assembler::arith_op); | |
| 7211 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7212 ins_pipe(ialu_reg_reg); | |
| 7213 %} | |
| 7214 | |
| 7215 instruct addL_reg_imm13(iRegL dst, iRegL src1, immL13 con) %{ | |
| 7216 match(Set dst (AddL src1 con)); | |
| 7217 | |
| 7218 size(4); | |
| 7219 format %{ "ADD $src1,$con,$dst" %} | |
| 7220 opcode(Assembler::add_op3, Assembler::arith_op); | |
| 7221 ins_encode( form3_rs1_simm13_rd( src1, con, dst ) ); | |
| 7222 ins_pipe(ialu_reg_imm); | |
| 7223 %} | |
| 7224 | |
| 7225 //----------Conditional_store-------------------------------------------------- | |
| 7226 // Conditional-store of the updated heap-top. | |
| 7227 // Used during allocation of the shared heap. | |
| 7228 // Sets flags (EQ) on success. Implemented with a CASA on Sparc. | |
| 7229 | |
| 7230 // LoadP-locked. Same as a regular pointer load when used with a compare-swap | |
| 7231 instruct loadPLocked(iRegP dst, memory mem) %{ | |
| 7232 match(Set dst (LoadPLocked mem)); | |
| 7233 ins_cost(MEMORY_REF_COST); | |
| 7234 | |
| 7235 #ifndef _LP64 | |
| 7236 size(4); | |
| 7237 format %{ "LDUW $mem,$dst\t! ptr" %} | |
| 7238 opcode(Assembler::lduw_op3, 0, REGP_OP); | |
| 7239 #else | |
| 7240 format %{ "LDX $mem,$dst\t! ptr" %} | |
| 7241 opcode(Assembler::ldx_op3, 0, REGP_OP); | |
| 7242 #endif | |
| 7243 ins_encode( form3_mem_reg( mem, dst ) ); | |
| 7244 ins_pipe(iload_mem); | |
| 7245 %} | |
| 7246 | |
| 7247 instruct storePConditional( iRegP heap_top_ptr, iRegP oldval, g3RegP newval, flagsRegP pcc ) %{ | |
| 7248 match(Set pcc (StorePConditional heap_top_ptr (Binary oldval newval))); | |
| 7249 effect( KILL newval ); | |
| 7250 format %{ "CASA [$heap_top_ptr],$oldval,R_G3\t! If $oldval==[$heap_top_ptr] Then store R_G3 into [$heap_top_ptr], set R_G3=[$heap_top_ptr] in any case\n\t" | |
| 7251 "CMP R_G3,$oldval\t\t! See if we made progress" %} | |
| 7252 ins_encode( enc_cas(heap_top_ptr,oldval,newval) ); | |
| 7253 ins_pipe( long_memory_op ); | |
| 7254 %} | |
| 7255 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7256 // Conditional-store of an int value. |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7257 instruct storeIConditional( iRegP mem_ptr, iRegI oldval, g3RegI newval, flagsReg icc ) %{ |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7258 match(Set icc (StoreIConditional mem_ptr (Binary oldval newval))); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7259 effect( KILL newval ); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7260 format %{ "CASA [$mem_ptr],$oldval,$newval\t! If $oldval==[$mem_ptr] Then store $newval into [$mem_ptr], set $newval=[$mem_ptr] in any case\n\t" |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7261 "CMP $oldval,$newval\t\t! See if we made progress" %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7262 ins_encode( enc_cas(mem_ptr,oldval,newval) ); |
| 0 | 7263 ins_pipe( long_memory_op ); |
| 7264 %} | |
| 7265 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7266 // Conditional-store of a long value. |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7267 instruct storeLConditional( iRegP mem_ptr, iRegL oldval, g3RegL newval, flagsRegL xcc ) %{ |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7268 match(Set xcc (StoreLConditional mem_ptr (Binary oldval newval))); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7269 effect( KILL newval ); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7270 format %{ "CASXA [$mem_ptr],$oldval,$newval\t! If $oldval==[$mem_ptr] Then store $newval into [$mem_ptr], set $newval=[$mem_ptr] in any case\n\t" |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7271 "CMP $oldval,$newval\t\t! See if we made progress" %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
7272 ins_encode( enc_cas(mem_ptr,oldval,newval) ); |
| 0 | 7273 ins_pipe( long_memory_op ); |
| 7274 %} | |
| 7275 | |
| 7276 // No flag versions for CompareAndSwap{P,I,L} because matcher can't match them | |
| 7277 | |
| 7278 instruct compareAndSwapL_bool(iRegP mem_ptr, iRegL oldval, iRegL newval, iRegI res, o7RegI tmp1, flagsReg ccr ) %{ | |
|
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7279 predicate(VM_Version::supports_cx8()); |
| 0 | 7280 match(Set res (CompareAndSwapL mem_ptr (Binary oldval newval))); |
| 7281 effect( USE mem_ptr, KILL ccr, KILL tmp1); | |
| 7282 format %{ | |
| 7283 "MOV $newval,O7\n\t" | |
| 7284 "CASXA [$mem_ptr],$oldval,O7\t! If $oldval==[$mem_ptr] Then store O7 into [$mem_ptr], set O7=[$mem_ptr] in any case\n\t" | |
| 7285 "CMP $oldval,O7\t\t! See if we made progress\n\t" | |
| 7286 "MOV 1,$res\n\t" | |
| 7287 "MOVne xcc,R_G0,$res" | |
| 7288 %} | |
| 7289 ins_encode( enc_casx(mem_ptr, oldval, newval), | |
| 7290 enc_lflags_ne_to_boolean(res) ); | |
| 7291 ins_pipe( long_memory_op ); | |
| 7292 %} | |
| 7293 | |
| 7294 | |
| 7295 instruct compareAndSwapI_bool(iRegP mem_ptr, iRegI oldval, iRegI newval, iRegI res, o7RegI tmp1, flagsReg ccr ) %{ | |
| 7296 match(Set res (CompareAndSwapI mem_ptr (Binary oldval newval))); | |
| 7297 effect( USE mem_ptr, KILL ccr, KILL tmp1); | |
| 7298 format %{ | |
| 7299 "MOV $newval,O7\n\t" | |
| 7300 "CASA [$mem_ptr],$oldval,O7\t! If $oldval==[$mem_ptr] Then store O7 into [$mem_ptr], set O7=[$mem_ptr] in any case\n\t" | |
| 7301 "CMP $oldval,O7\t\t! See if we made progress\n\t" | |
| 7302 "MOV 1,$res\n\t" | |
| 7303 "MOVne icc,R_G0,$res" | |
| 7304 %} | |
| 7305 ins_encode( enc_casi(mem_ptr, oldval, newval), | |
| 7306 enc_iflags_ne_to_boolean(res) ); | |
| 7307 ins_pipe( long_memory_op ); | |
| 7308 %} | |
| 7309 | |
| 7310 instruct compareAndSwapP_bool(iRegP mem_ptr, iRegP oldval, iRegP newval, iRegI res, o7RegI tmp1, flagsReg ccr ) %{ | |
|
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7311 #ifdef _LP64 |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7312 predicate(VM_Version::supports_cx8()); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7313 #endif |
| 0 | 7314 match(Set res (CompareAndSwapP mem_ptr (Binary oldval newval))); |
| 7315 effect( USE mem_ptr, KILL ccr, KILL tmp1); | |
| 7316 format %{ | |
| 7317 "MOV $newval,O7\n\t" | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7318 "CASA_PTR [$mem_ptr],$oldval,O7\t! If $oldval==[$mem_ptr] Then store O7 into [$mem_ptr], set O7=[$mem_ptr] in any case\n\t" |
| 0 | 7319 "CMP $oldval,O7\t\t! See if we made progress\n\t" |
| 7320 "MOV 1,$res\n\t" | |
| 7321 "MOVne xcc,R_G0,$res" | |
| 7322 %} | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7323 #ifdef _LP64 |
| 0 | 7324 ins_encode( enc_casx(mem_ptr, oldval, newval), |
| 7325 enc_lflags_ne_to_boolean(res) ); | |
| 7326 #else | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7327 ins_encode( enc_casi(mem_ptr, oldval, newval), |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7328 enc_iflags_ne_to_boolean(res) ); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7329 #endif |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7330 ins_pipe( long_memory_op ); |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7331 %} |
|
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7332 |
|
181
823298b11afc
6709165: Tests hang or misbahve with HS 13.0-b01 on solaris-sparcv9
never
parents:
165
diff
changeset
|
7333 instruct compareAndSwapN_bool(iRegP mem_ptr, iRegN oldval, iRegN newval, iRegI res, o7RegI tmp1, flagsReg ccr ) %{ |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
7334 match(Set res (CompareAndSwapN mem_ptr (Binary oldval newval))); |
|
181
823298b11afc
6709165: Tests hang or misbahve with HS 13.0-b01 on solaris-sparcv9
never
parents:
165
diff
changeset
|
7335 effect( USE mem_ptr, KILL ccr, KILL tmp1); |
| 0 | 7336 format %{ |
| 7337 "MOV $newval,O7\n\t" | |
| 7338 "CASA [$mem_ptr],$oldval,O7\t! If $oldval==[$mem_ptr] Then store O7 into [$mem_ptr], set O7=[$mem_ptr] in any case\n\t" | |
| 7339 "CMP $oldval,O7\t\t! See if we made progress\n\t" | |
| 7340 "MOV 1,$res\n\t" | |
| 7341 "MOVne icc,R_G0,$res" | |
| 7342 %} | |
|
181
823298b11afc
6709165: Tests hang or misbahve with HS 13.0-b01 on solaris-sparcv9
never
parents:
165
diff
changeset
|
7343 ins_encode( enc_casi(mem_ptr, oldval, newval), |
|
823298b11afc
6709165: Tests hang or misbahve with HS 13.0-b01 on solaris-sparcv9
never
parents:
165
diff
changeset
|
7344 enc_iflags_ne_to_boolean(res) ); |
| 0 | 7345 ins_pipe( long_memory_op ); |
| 7346 %} | |
| 7347 | |
|
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7348 instruct xchgI( memory mem, iRegI newval) %{ |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7349 match(Set newval (GetAndSetI mem newval)); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7350 format %{ "SWAP [$mem],$newval" %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7351 size(4); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7352 ins_encode %{ |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7353 __ swap($mem$$Address, $newval$$Register); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7354 %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7355 ins_pipe( long_memory_op ); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7356 %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7357 |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7358 #ifndef _LP64 |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7359 instruct xchgP( memory mem, iRegP newval) %{ |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7360 match(Set newval (GetAndSetP mem newval)); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7361 format %{ "SWAP [$mem],$newval" %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7362 size(4); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7363 ins_encode %{ |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7364 __ swap($mem$$Address, $newval$$Register); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7365 %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7366 ins_pipe( long_memory_op ); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7367 %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7368 #endif |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7369 |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7370 instruct xchgN( memory mem, iRegN newval) %{ |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7371 match(Set newval (GetAndSetN mem newval)); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7372 format %{ "SWAP [$mem],$newval" %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7373 size(4); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7374 ins_encode %{ |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7375 __ swap($mem$$Address, $newval$$Register); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7376 %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7377 ins_pipe( long_memory_op ); |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7378 %} |
|
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
7379 |
| 0 | 7380 //--------------------- |
| 7381 // Subtraction Instructions | |
| 7382 // Register Subtraction | |
| 7383 instruct subI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 7384 match(Set dst (SubI src1 src2)); | |
| 7385 | |
| 7386 size(4); | |
| 7387 format %{ "SUB $src1,$src2,$dst" %} | |
| 7388 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7389 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7390 ins_pipe(ialu_reg_reg); | |
| 7391 %} | |
| 7392 | |
| 7393 // Immediate Subtraction | |
| 7394 instruct subI_reg_imm13(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 7395 match(Set dst (SubI src1 src2)); | |
| 7396 | |
| 7397 size(4); | |
| 7398 format %{ "SUB $src1,$src2,$dst" %} | |
| 7399 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7400 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7401 ins_pipe(ialu_reg_imm); | |
| 7402 %} | |
| 7403 | |
| 7404 instruct subI_zero_reg(iRegI dst, immI0 zero, iRegI src2) %{ | |
| 7405 match(Set dst (SubI zero src2)); | |
| 7406 | |
| 7407 size(4); | |
| 7408 format %{ "NEG $src2,$dst" %} | |
| 7409 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7410 ins_encode( form3_rs1_rs2_rd( R_G0, src2, dst ) ); | |
| 7411 ins_pipe(ialu_zero_reg); | |
| 7412 %} | |
| 7413 | |
| 7414 // Long subtraction | |
| 7415 instruct subL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7416 match(Set dst (SubL src1 src2)); | |
| 7417 | |
| 7418 size(4); | |
| 7419 format %{ "SUB $src1,$src2,$dst\t! long" %} | |
| 7420 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7421 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7422 ins_pipe(ialu_reg_reg); | |
| 7423 %} | |
| 7424 | |
| 7425 // Immediate Subtraction | |
| 7426 instruct subL_reg_imm13(iRegL dst, iRegL src1, immL13 con) %{ | |
| 7427 match(Set dst (SubL src1 con)); | |
| 7428 | |
| 7429 size(4); | |
| 7430 format %{ "SUB $src1,$con,$dst\t! long" %} | |
| 7431 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7432 ins_encode( form3_rs1_simm13_rd( src1, con, dst ) ); | |
| 7433 ins_pipe(ialu_reg_imm); | |
| 7434 %} | |
| 7435 | |
| 7436 // Long negation | |
| 7437 instruct negL_reg_reg(iRegL dst, immL0 zero, iRegL src2) %{ | |
| 7438 match(Set dst (SubL zero src2)); | |
| 7439 | |
| 7440 size(4); | |
| 7441 format %{ "NEG $src2,$dst\t! long" %} | |
| 7442 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7443 ins_encode( form3_rs1_rs2_rd( R_G0, src2, dst ) ); | |
| 7444 ins_pipe(ialu_zero_reg); | |
| 7445 %} | |
| 7446 | |
| 7447 // Multiplication Instructions | |
| 7448 // Integer Multiplication | |
| 7449 // Register Multiplication | |
| 7450 instruct mulI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 7451 match(Set dst (MulI src1 src2)); | |
| 7452 | |
| 7453 size(4); | |
| 7454 format %{ "MULX $src1,$src2,$dst" %} | |
| 7455 opcode(Assembler::mulx_op3, Assembler::arith_op); | |
| 7456 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7457 ins_pipe(imul_reg_reg); | |
| 7458 %} | |
| 7459 | |
| 7460 // Immediate Multiplication | |
| 7461 instruct mulI_reg_imm13(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 7462 match(Set dst (MulI src1 src2)); | |
| 7463 | |
| 7464 size(4); | |
| 7465 format %{ "MULX $src1,$src2,$dst" %} | |
| 7466 opcode(Assembler::mulx_op3, Assembler::arith_op); | |
| 7467 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7468 ins_pipe(imul_reg_imm); | |
| 7469 %} | |
| 7470 | |
| 7471 instruct mulL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7472 match(Set dst (MulL src1 src2)); | |
| 7473 ins_cost(DEFAULT_COST * 5); | |
| 7474 size(4); | |
| 7475 format %{ "MULX $src1,$src2,$dst\t! long" %} | |
| 7476 opcode(Assembler::mulx_op3, Assembler::arith_op); | |
| 7477 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7478 ins_pipe(mulL_reg_reg); | |
| 7479 %} | |
| 7480 | |
| 7481 // Immediate Multiplication | |
| 7482 instruct mulL_reg_imm13(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 7483 match(Set dst (MulL src1 src2)); | |
| 7484 ins_cost(DEFAULT_COST * 5); | |
| 7485 size(4); | |
| 7486 format %{ "MULX $src1,$src2,$dst" %} | |
| 7487 opcode(Assembler::mulx_op3, Assembler::arith_op); | |
| 7488 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7489 ins_pipe(mulL_reg_imm); | |
| 7490 %} | |
| 7491 | |
| 7492 // Integer Division | |
| 7493 // Register Division | |
| 7494 instruct divI_reg_reg(iRegI dst, iRegIsafe src1, iRegIsafe src2) %{ | |
| 7495 match(Set dst (DivI src1 src2)); | |
| 7496 ins_cost((2+71)*DEFAULT_COST); | |
| 7497 | |
| 7498 format %{ "SRA $src2,0,$src2\n\t" | |
| 7499 "SRA $src1,0,$src1\n\t" | |
| 7500 "SDIVX $src1,$src2,$dst" %} | |
| 7501 ins_encode( idiv_reg( src1, src2, dst ) ); | |
| 7502 ins_pipe(sdiv_reg_reg); | |
| 7503 %} | |
| 7504 | |
| 7505 // Immediate Division | |
| 7506 instruct divI_reg_imm13(iRegI dst, iRegIsafe src1, immI13 src2) %{ | |
| 7507 match(Set dst (DivI src1 src2)); | |
| 7508 ins_cost((2+71)*DEFAULT_COST); | |
| 7509 | |
| 7510 format %{ "SRA $src1,0,$src1\n\t" | |
| 7511 "SDIVX $src1,$src2,$dst" %} | |
| 7512 ins_encode( idiv_imm( src1, src2, dst ) ); | |
| 7513 ins_pipe(sdiv_reg_imm); | |
| 7514 %} | |
| 7515 | |
| 7516 //----------Div-By-10-Expansion------------------------------------------------ | |
| 7517 // Extract hi bits of a 32x32->64 bit multiply. | |
| 7518 // Expand rule only, not matched | |
| 7519 instruct mul_hi(iRegIsafe dst, iRegIsafe src1, iRegIsafe src2 ) %{ | |
| 7520 effect( DEF dst, USE src1, USE src2 ); | |
| 7521 format %{ "MULX $src1,$src2,$dst\t! Used in div-by-10\n\t" | |
| 7522 "SRLX $dst,#32,$dst\t\t! Extract only hi word of result" %} | |
| 7523 ins_encode( enc_mul_hi(dst,src1,src2)); | |
| 7524 ins_pipe(sdiv_reg_reg); | |
| 7525 %} | |
| 7526 | |
| 605 | 7527 // Magic constant, reciprocal of 10 |
| 0 | 7528 instruct loadConI_x66666667(iRegIsafe dst) %{ |
| 7529 effect( DEF dst ); | |
| 7530 | |
| 7531 size(8); | |
| 7532 format %{ "SET 0x66666667,$dst\t! Used in div-by-10" %} | |
| 7533 ins_encode( Set32(0x66666667, dst) ); | |
| 7534 ins_pipe(ialu_hi_lo_reg); | |
| 7535 %} | |
| 7536 | |
| 605 | 7537 // Register Shift Right Arithmetic Long by 32-63 |
| 0 | 7538 instruct sra_31( iRegI dst, iRegI src ) %{ |
| 7539 effect( DEF dst, USE src ); | |
| 7540 format %{ "SRA $src,31,$dst\t! Used in div-by-10" %} | |
| 7541 ins_encode( form3_rs1_rd_copysign_hi(src,dst) ); | |
| 7542 ins_pipe(ialu_reg_reg); | |
| 7543 %} | |
| 7544 | |
| 7545 // Arithmetic Shift Right by 8-bit immediate | |
| 7546 instruct sra_reg_2( iRegI dst, iRegI src ) %{ | |
| 7547 effect( DEF dst, USE src ); | |
| 7548 format %{ "SRA $src,2,$dst\t! Used in div-by-10" %} | |
| 7549 opcode(Assembler::sra_op3, Assembler::arith_op); | |
| 7550 ins_encode( form3_rs1_simm13_rd( src, 0x2, dst ) ); | |
| 7551 ins_pipe(ialu_reg_imm); | |
| 7552 %} | |
| 7553 | |
| 7554 // Integer DIV with 10 | |
| 7555 instruct divI_10( iRegI dst, iRegIsafe src, immI10 div ) %{ | |
| 7556 match(Set dst (DivI src div)); | |
| 7557 ins_cost((6+6)*DEFAULT_COST); | |
| 7558 expand %{ | |
| 7559 iRegIsafe tmp1; // Killed temps; | |
| 7560 iRegIsafe tmp2; // Killed temps; | |
| 7561 iRegI tmp3; // Killed temps; | |
| 7562 iRegI tmp4; // Killed temps; | |
| 7563 loadConI_x66666667( tmp1 ); // SET 0x66666667 -> tmp1 | |
| 7564 mul_hi( tmp2, src, tmp1 ); // MUL hibits(src * tmp1) -> tmp2 | |
| 7565 sra_31( tmp3, src ); // SRA src,31 -> tmp3 | |
| 7566 sra_reg_2( tmp4, tmp2 ); // SRA tmp2,2 -> tmp4 | |
| 7567 subI_reg_reg( dst,tmp4,tmp3); // SUB tmp4 - tmp3 -> dst | |
| 7568 %} | |
| 7569 %} | |
| 7570 | |
| 7571 // Register Long Division | |
| 7572 instruct divL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7573 match(Set dst (DivL src1 src2)); | |
| 7574 ins_cost(DEFAULT_COST*71); | |
| 7575 size(4); | |
| 7576 format %{ "SDIVX $src1,$src2,$dst\t! long" %} | |
| 7577 opcode(Assembler::sdivx_op3, Assembler::arith_op); | |
| 7578 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7579 ins_pipe(divL_reg_reg); | |
| 7580 %} | |
| 7581 | |
| 7582 // Register Long Division | |
| 7583 instruct divL_reg_imm13(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 7584 match(Set dst (DivL src1 src2)); | |
| 7585 ins_cost(DEFAULT_COST*71); | |
| 7586 size(4); | |
| 7587 format %{ "SDIVX $src1,$src2,$dst\t! long" %} | |
| 7588 opcode(Assembler::sdivx_op3, Assembler::arith_op); | |
| 7589 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7590 ins_pipe(divL_reg_imm); | |
| 7591 %} | |
| 7592 | |
| 7593 // Integer Remainder | |
| 7594 // Register Remainder | |
| 7595 instruct modI_reg_reg(iRegI dst, iRegIsafe src1, iRegIsafe src2, o7RegP temp, flagsReg ccr ) %{ | |
| 7596 match(Set dst (ModI src1 src2)); | |
| 7597 effect( KILL ccr, KILL temp); | |
| 7598 | |
| 7599 format %{ "SREM $src1,$src2,$dst" %} | |
| 7600 ins_encode( irem_reg(src1, src2, dst, temp) ); | |
| 7601 ins_pipe(sdiv_reg_reg); | |
| 7602 %} | |
| 7603 | |
| 7604 // Immediate Remainder | |
| 7605 instruct modI_reg_imm13(iRegI dst, iRegIsafe src1, immI13 src2, o7RegP temp, flagsReg ccr ) %{ | |
| 7606 match(Set dst (ModI src1 src2)); | |
| 7607 effect( KILL ccr, KILL temp); | |
| 7608 | |
| 7609 format %{ "SREM $src1,$src2,$dst" %} | |
| 7610 ins_encode( irem_imm(src1, src2, dst, temp) ); | |
| 7611 ins_pipe(sdiv_reg_imm); | |
| 7612 %} | |
| 7613 | |
| 7614 // Register Long Remainder | |
| 7615 instruct divL_reg_reg_1(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7616 effect(DEF dst, USE src1, USE src2); | |
| 7617 size(4); | |
| 7618 format %{ "SDIVX $src1,$src2,$dst\t! long" %} | |
| 7619 opcode(Assembler::sdivx_op3, Assembler::arith_op); | |
| 7620 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7621 ins_pipe(divL_reg_reg); | |
| 7622 %} | |
| 7623 | |
| 7624 // Register Long Division | |
| 7625 instruct divL_reg_imm13_1(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 7626 effect(DEF dst, USE src1, USE src2); | |
| 7627 size(4); | |
| 7628 format %{ "SDIVX $src1,$src2,$dst\t! long" %} | |
| 7629 opcode(Assembler::sdivx_op3, Assembler::arith_op); | |
| 7630 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7631 ins_pipe(divL_reg_imm); | |
| 7632 %} | |
| 7633 | |
| 7634 instruct mulL_reg_reg_1(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7635 effect(DEF dst, USE src1, USE src2); | |
| 7636 size(4); | |
| 7637 format %{ "MULX $src1,$src2,$dst\t! long" %} | |
| 7638 opcode(Assembler::mulx_op3, Assembler::arith_op); | |
| 7639 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7640 ins_pipe(mulL_reg_reg); | |
| 7641 %} | |
| 7642 | |
| 7643 // Immediate Multiplication | |
| 7644 instruct mulL_reg_imm13_1(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 7645 effect(DEF dst, USE src1, USE src2); | |
| 7646 size(4); | |
| 7647 format %{ "MULX $src1,$src2,$dst" %} | |
| 7648 opcode(Assembler::mulx_op3, Assembler::arith_op); | |
| 7649 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 7650 ins_pipe(mulL_reg_imm); | |
| 7651 %} | |
| 7652 | |
| 7653 instruct subL_reg_reg_1(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7654 effect(DEF dst, USE src1, USE src2); | |
| 7655 size(4); | |
| 7656 format %{ "SUB $src1,$src2,$dst\t! long" %} | |
| 7657 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7658 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7659 ins_pipe(ialu_reg_reg); | |
| 7660 %} | |
| 7661 | |
| 7662 instruct subL_reg_reg_2(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7663 effect(DEF dst, USE src1, USE src2); | |
| 7664 size(4); | |
| 7665 format %{ "SUB $src1,$src2,$dst\t! long" %} | |
| 7666 opcode(Assembler::sub_op3, Assembler::arith_op); | |
| 7667 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7668 ins_pipe(ialu_reg_reg); | |
| 7669 %} | |
| 7670 | |
| 7671 // Register Long Remainder | |
| 7672 instruct modL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 7673 match(Set dst (ModL src1 src2)); | |
| 7674 ins_cost(DEFAULT_COST*(71 + 6 + 1)); | |
| 7675 expand %{ | |
| 7676 iRegL tmp1; | |
| 7677 iRegL tmp2; | |
| 7678 divL_reg_reg_1(tmp1, src1, src2); | |
| 7679 mulL_reg_reg_1(tmp2, tmp1, src2); | |
| 7680 subL_reg_reg_1(dst, src1, tmp2); | |
| 7681 %} | |
| 7682 %} | |
| 7683 | |
| 7684 // Register Long Remainder | |
| 7685 instruct modL_reg_imm13(iRegL dst, iRegL src1, immL13 src2) %{ | |
| 7686 match(Set dst (ModL src1 src2)); | |
| 7687 ins_cost(DEFAULT_COST*(71 + 6 + 1)); | |
| 7688 expand %{ | |
| 7689 iRegL tmp1; | |
| 7690 iRegL tmp2; | |
| 7691 divL_reg_imm13_1(tmp1, src1, src2); | |
| 7692 mulL_reg_imm13_1(tmp2, tmp1, src2); | |
| 7693 subL_reg_reg_2 (dst, src1, tmp2); | |
| 7694 %} | |
| 7695 %} | |
| 7696 | |
| 7697 // Integer Shift Instructions | |
| 7698 // Register Shift Left | |
| 7699 instruct shlI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 7700 match(Set dst (LShiftI src1 src2)); | |
| 7701 | |
| 7702 size(4); | |
| 7703 format %{ "SLL $src1,$src2,$dst" %} | |
| 7704 opcode(Assembler::sll_op3, Assembler::arith_op); | |
| 7705 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7706 ins_pipe(ialu_reg_reg); | |
| 7707 %} | |
| 7708 | |
| 7709 // Register Shift Left Immediate | |
| 7710 instruct shlI_reg_imm5(iRegI dst, iRegI src1, immU5 src2) %{ | |
| 7711 match(Set dst (LShiftI src1 src2)); | |
| 7712 | |
| 7713 size(4); | |
| 7714 format %{ "SLL $src1,$src2,$dst" %} | |
| 7715 opcode(Assembler::sll_op3, Assembler::arith_op); | |
| 7716 ins_encode( form3_rs1_imm5_rd( src1, src2, dst ) ); | |
| 7717 ins_pipe(ialu_reg_imm); | |
| 7718 %} | |
| 7719 | |
| 7720 // Register Shift Left | |
| 7721 instruct shlL_reg_reg(iRegL dst, iRegL src1, iRegI src2) %{ | |
| 7722 match(Set dst (LShiftL src1 src2)); | |
| 7723 | |
| 7724 size(4); | |
| 7725 format %{ "SLLX $src1,$src2,$dst" %} | |
| 7726 opcode(Assembler::sllx_op3, Assembler::arith_op); | |
| 7727 ins_encode( form3_sd_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7728 ins_pipe(ialu_reg_reg); | |
| 7729 %} | |
| 7730 | |
| 7731 // Register Shift Left Immediate | |
| 7732 instruct shlL_reg_imm6(iRegL dst, iRegL src1, immU6 src2) %{ | |
| 7733 match(Set dst (LShiftL src1 src2)); | |
| 7734 | |
| 7735 size(4); | |
| 7736 format %{ "SLLX $src1,$src2,$dst" %} | |
| 7737 opcode(Assembler::sllx_op3, Assembler::arith_op); | |
| 7738 ins_encode( form3_sd_rs1_imm6_rd( src1, src2, dst ) ); | |
| 7739 ins_pipe(ialu_reg_imm); | |
| 7740 %} | |
| 7741 | |
| 7742 // Register Arithmetic Shift Right | |
| 7743 instruct sarI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 7744 match(Set dst (RShiftI src1 src2)); | |
| 7745 size(4); | |
| 7746 format %{ "SRA $src1,$src2,$dst" %} | |
| 7747 opcode(Assembler::sra_op3, Assembler::arith_op); | |
| 7748 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7749 ins_pipe(ialu_reg_reg); | |
| 7750 %} | |
| 7751 | |
| 7752 // Register Arithmetic Shift Right Immediate | |
| 7753 instruct sarI_reg_imm5(iRegI dst, iRegI src1, immU5 src2) %{ | |
| 7754 match(Set dst (RShiftI src1 src2)); | |
| 7755 | |
| 7756 size(4); | |
| 7757 format %{ "SRA $src1,$src2,$dst" %} | |
| 7758 opcode(Assembler::sra_op3, Assembler::arith_op); | |
| 7759 ins_encode( form3_rs1_imm5_rd( src1, src2, dst ) ); | |
| 7760 ins_pipe(ialu_reg_imm); | |
| 7761 %} | |
| 7762 | |
| 7763 // Register Shift Right Arithmatic Long | |
| 7764 instruct sarL_reg_reg(iRegL dst, iRegL src1, iRegI src2) %{ | |
| 7765 match(Set dst (RShiftL src1 src2)); | |
| 7766 | |
| 7767 size(4); | |
| 7768 format %{ "SRAX $src1,$src2,$dst" %} | |
| 7769 opcode(Assembler::srax_op3, Assembler::arith_op); | |
| 7770 ins_encode( form3_sd_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7771 ins_pipe(ialu_reg_reg); | |
| 7772 %} | |
| 7773 | |
| 7774 // Register Shift Left Immediate | |
| 7775 instruct sarL_reg_imm6(iRegL dst, iRegL src1, immU6 src2) %{ | |
| 7776 match(Set dst (RShiftL src1 src2)); | |
| 7777 | |
| 7778 size(4); | |
| 7779 format %{ "SRAX $src1,$src2,$dst" %} | |
| 7780 opcode(Assembler::srax_op3, Assembler::arith_op); | |
| 7781 ins_encode( form3_sd_rs1_imm6_rd( src1, src2, dst ) ); | |
| 7782 ins_pipe(ialu_reg_imm); | |
| 7783 %} | |
| 7784 | |
| 7785 // Register Shift Right | |
| 7786 instruct shrI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 7787 match(Set dst (URShiftI src1 src2)); | |
| 7788 | |
| 7789 size(4); | |
| 7790 format %{ "SRL $src1,$src2,$dst" %} | |
| 7791 opcode(Assembler::srl_op3, Assembler::arith_op); | |
| 7792 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7793 ins_pipe(ialu_reg_reg); | |
| 7794 %} | |
| 7795 | |
| 7796 // Register Shift Right Immediate | |
| 7797 instruct shrI_reg_imm5(iRegI dst, iRegI src1, immU5 src2) %{ | |
| 7798 match(Set dst (URShiftI src1 src2)); | |
| 7799 | |
| 7800 size(4); | |
| 7801 format %{ "SRL $src1,$src2,$dst" %} | |
| 7802 opcode(Assembler::srl_op3, Assembler::arith_op); | |
| 7803 ins_encode( form3_rs1_imm5_rd( src1, src2, dst ) ); | |
| 7804 ins_pipe(ialu_reg_imm); | |
| 7805 %} | |
| 7806 | |
| 7807 // Register Shift Right | |
| 7808 instruct shrL_reg_reg(iRegL dst, iRegL src1, iRegI src2) %{ | |
| 7809 match(Set dst (URShiftL src1 src2)); | |
| 7810 | |
| 7811 size(4); | |
| 7812 format %{ "SRLX $src1,$src2,$dst" %} | |
| 7813 opcode(Assembler::srlx_op3, Assembler::arith_op); | |
| 7814 ins_encode( form3_sd_rs1_rs2_rd( src1, src2, dst ) ); | |
| 7815 ins_pipe(ialu_reg_reg); | |
| 7816 %} | |
| 7817 | |
| 7818 // Register Shift Right Immediate | |
| 7819 instruct shrL_reg_imm6(iRegL dst, iRegL src1, immU6 src2) %{ | |
| 7820 match(Set dst (URShiftL src1 src2)); | |
| 7821 | |
| 7822 size(4); | |
| 7823 format %{ "SRLX $src1,$src2,$dst" %} | |
| 7824 opcode(Assembler::srlx_op3, Assembler::arith_op); | |
| 7825 ins_encode( form3_sd_rs1_imm6_rd( src1, src2, dst ) ); | |
| 7826 ins_pipe(ialu_reg_imm); | |
| 7827 %} | |
| 7828 | |
| 7829 // Register Shift Right Immediate with a CastP2X | |
| 7830 #ifdef _LP64 | |
| 7831 instruct shrP_reg_imm6(iRegL dst, iRegP src1, immU6 src2) %{ | |
| 7832 match(Set dst (URShiftL (CastP2X src1) src2)); | |
| 7833 size(4); | |
| 7834 format %{ "SRLX $src1,$src2,$dst\t! Cast ptr $src1 to long and shift" %} | |
| 7835 opcode(Assembler::srlx_op3, Assembler::arith_op); | |
| 7836 ins_encode( form3_sd_rs1_imm6_rd( src1, src2, dst ) ); | |
| 7837 ins_pipe(ialu_reg_imm); | |
| 7838 %} | |
| 7839 #else | |
| 7840 instruct shrP_reg_imm5(iRegI dst, iRegP src1, immU5 src2) %{ | |
| 7841 match(Set dst (URShiftI (CastP2X src1) src2)); | |
| 7842 size(4); | |
| 7843 format %{ "SRL $src1,$src2,$dst\t! Cast ptr $src1 to int and shift" %} | |
| 7844 opcode(Assembler::srl_op3, Assembler::arith_op); | |
| 7845 ins_encode( form3_rs1_imm5_rd( src1, src2, dst ) ); | |
| 7846 ins_pipe(ialu_reg_imm); | |
| 7847 %} | |
| 7848 #endif | |
| 7849 | |
| 7850 | |
| 7851 //----------Floating Point Arithmetic Instructions----------------------------- | |
| 7852 | |
| 7853 // Add float single precision | |
| 7854 instruct addF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 7855 match(Set dst (AddF src1 src2)); | |
| 7856 | |
| 7857 size(4); | |
| 7858 format %{ "FADDS $src1,$src2,$dst" %} | |
| 7859 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fadds_opf); | |
| 7860 ins_encode(form3_opf_rs1F_rs2F_rdF(src1, src2, dst)); | |
| 7861 ins_pipe(faddF_reg_reg); | |
| 7862 %} | |
| 7863 | |
| 7864 // Add float double precision | |
| 7865 instruct addD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 7866 match(Set dst (AddD src1 src2)); | |
| 7867 | |
| 7868 size(4); | |
| 7869 format %{ "FADDD $src1,$src2,$dst" %} | |
| 7870 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::faddd_opf); | |
| 7871 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 7872 ins_pipe(faddD_reg_reg); | |
| 7873 %} | |
| 7874 | |
| 7875 // Sub float single precision | |
| 7876 instruct subF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 7877 match(Set dst (SubF src1 src2)); | |
| 7878 | |
| 7879 size(4); | |
| 7880 format %{ "FSUBS $src1,$src2,$dst" %} | |
| 7881 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fsubs_opf); | |
| 7882 ins_encode(form3_opf_rs1F_rs2F_rdF(src1, src2, dst)); | |
| 7883 ins_pipe(faddF_reg_reg); | |
| 7884 %} | |
| 7885 | |
| 7886 // Sub float double precision | |
| 7887 instruct subD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 7888 match(Set dst (SubD src1 src2)); | |
| 7889 | |
| 7890 size(4); | |
| 7891 format %{ "FSUBD $src1,$src2,$dst" %} | |
| 7892 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fsubd_opf); | |
| 7893 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 7894 ins_pipe(faddD_reg_reg); | |
| 7895 %} | |
| 7896 | |
| 7897 // Mul float single precision | |
| 7898 instruct mulF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 7899 match(Set dst (MulF src1 src2)); | |
| 7900 | |
| 7901 size(4); | |
| 7902 format %{ "FMULS $src1,$src2,$dst" %} | |
| 7903 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fmuls_opf); | |
| 7904 ins_encode(form3_opf_rs1F_rs2F_rdF(src1, src2, dst)); | |
| 7905 ins_pipe(fmulF_reg_reg); | |
| 7906 %} | |
| 7907 | |
| 7908 // Mul float double precision | |
| 7909 instruct mulD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 7910 match(Set dst (MulD src1 src2)); | |
| 7911 | |
| 7912 size(4); | |
| 7913 format %{ "FMULD $src1,$src2,$dst" %} | |
| 7914 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fmuld_opf); | |
| 7915 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 7916 ins_pipe(fmulD_reg_reg); | |
| 7917 %} | |
| 7918 | |
| 7919 // Div float single precision | |
| 7920 instruct divF_reg_reg(regF dst, regF src1, regF src2) %{ | |
| 7921 match(Set dst (DivF src1 src2)); | |
| 7922 | |
| 7923 size(4); | |
| 7924 format %{ "FDIVS $src1,$src2,$dst" %} | |
| 7925 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fdivs_opf); | |
| 7926 ins_encode(form3_opf_rs1F_rs2F_rdF(src1, src2, dst)); | |
| 7927 ins_pipe(fdivF_reg_reg); | |
| 7928 %} | |
| 7929 | |
| 7930 // Div float double precision | |
| 7931 instruct divD_reg_reg(regD dst, regD src1, regD src2) %{ | |
| 7932 match(Set dst (DivD src1 src2)); | |
| 7933 | |
| 7934 size(4); | |
| 7935 format %{ "FDIVD $src1,$src2,$dst" %} | |
| 7936 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fdivd_opf); | |
| 7937 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 7938 ins_pipe(fdivD_reg_reg); | |
| 7939 %} | |
| 7940 | |
| 7941 // Absolute float double precision | |
| 7942 instruct absD_reg(regD dst, regD src) %{ | |
| 7943 match(Set dst (AbsD src)); | |
| 7944 | |
| 7945 format %{ "FABSd $src,$dst" %} | |
| 7946 ins_encode(fabsd(dst, src)); | |
| 7947 ins_pipe(faddD_reg); | |
| 7948 %} | |
| 7949 | |
| 7950 // Absolute float single precision | |
| 7951 instruct absF_reg(regF dst, regF src) %{ | |
| 7952 match(Set dst (AbsF src)); | |
| 7953 | |
| 7954 format %{ "FABSs $src,$dst" %} | |
| 7955 ins_encode(fabss(dst, src)); | |
| 7956 ins_pipe(faddF_reg); | |
| 7957 %} | |
| 7958 | |
| 7959 instruct negF_reg(regF dst, regF src) %{ | |
| 7960 match(Set dst (NegF src)); | |
| 7961 | |
| 7962 size(4); | |
| 7963 format %{ "FNEGs $src,$dst" %} | |
| 7964 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fnegs_opf); | |
| 7965 ins_encode(form3_opf_rs2F_rdF(src, dst)); | |
| 7966 ins_pipe(faddF_reg); | |
| 7967 %} | |
| 7968 | |
| 7969 instruct negD_reg(regD dst, regD src) %{ | |
| 7970 match(Set dst (NegD src)); | |
| 7971 | |
| 7972 format %{ "FNEGd $src,$dst" %} | |
| 7973 ins_encode(fnegd(dst, src)); | |
| 7974 ins_pipe(faddD_reg); | |
| 7975 %} | |
| 7976 | |
| 7977 // Sqrt float double precision | |
| 7978 instruct sqrtF_reg_reg(regF dst, regF src) %{ | |
| 7979 match(Set dst (ConvD2F (SqrtD (ConvF2D src)))); | |
| 7980 | |
| 7981 size(4); | |
| 7982 format %{ "FSQRTS $src,$dst" %} | |
| 7983 ins_encode(fsqrts(dst, src)); | |
| 7984 ins_pipe(fdivF_reg_reg); | |
| 7985 %} | |
| 7986 | |
| 7987 // Sqrt float double precision | |
| 7988 instruct sqrtD_reg_reg(regD dst, regD src) %{ | |
| 7989 match(Set dst (SqrtD src)); | |
| 7990 | |
| 7991 size(4); | |
| 7992 format %{ "FSQRTD $src,$dst" %} | |
| 7993 ins_encode(fsqrtd(dst, src)); | |
| 7994 ins_pipe(fdivD_reg_reg); | |
| 7995 %} | |
| 7996 | |
| 7997 //----------Logical Instructions----------------------------------------------- | |
| 7998 // And Instructions | |
| 7999 // Register And | |
| 8000 instruct andI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 8001 match(Set dst (AndI src1 src2)); | |
| 8002 | |
| 8003 size(4); | |
| 8004 format %{ "AND $src1,$src2,$dst" %} | |
| 8005 opcode(Assembler::and_op3, Assembler::arith_op); | |
| 8006 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 8007 ins_pipe(ialu_reg_reg); | |
| 8008 %} | |
| 8009 | |
| 8010 // Immediate And | |
| 8011 instruct andI_reg_imm13(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 8012 match(Set dst (AndI src1 src2)); | |
| 8013 | |
| 8014 size(4); | |
| 8015 format %{ "AND $src1,$src2,$dst" %} | |
| 8016 opcode(Assembler::and_op3, Assembler::arith_op); | |
| 8017 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 8018 ins_pipe(ialu_reg_imm); | |
| 8019 %} | |
| 8020 | |
| 8021 // Register And Long | |
| 8022 instruct andL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 8023 match(Set dst (AndL src1 src2)); | |
| 8024 | |
| 8025 ins_cost(DEFAULT_COST); | |
| 8026 size(4); | |
| 8027 format %{ "AND $src1,$src2,$dst\t! long" %} | |
| 8028 opcode(Assembler::and_op3, Assembler::arith_op); | |
| 8029 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 8030 ins_pipe(ialu_reg_reg); | |
| 8031 %} | |
| 8032 | |
| 8033 instruct andL_reg_imm13(iRegL dst, iRegL src1, immL13 con) %{ | |
| 8034 match(Set dst (AndL src1 con)); | |
| 8035 | |
| 8036 ins_cost(DEFAULT_COST); | |
| 8037 size(4); | |
| 8038 format %{ "AND $src1,$con,$dst\t! long" %} | |
| 8039 opcode(Assembler::and_op3, Assembler::arith_op); | |
| 8040 ins_encode( form3_rs1_simm13_rd( src1, con, dst ) ); | |
| 8041 ins_pipe(ialu_reg_imm); | |
| 8042 %} | |
| 8043 | |
| 8044 // Or Instructions | |
| 8045 // Register Or | |
| 8046 instruct orI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 8047 match(Set dst (OrI src1 src2)); | |
| 8048 | |
| 8049 size(4); | |
| 8050 format %{ "OR $src1,$src2,$dst" %} | |
| 8051 opcode(Assembler::or_op3, Assembler::arith_op); | |
| 8052 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 8053 ins_pipe(ialu_reg_reg); | |
| 8054 %} | |
| 8055 | |
| 8056 // Immediate Or | |
| 8057 instruct orI_reg_imm13(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 8058 match(Set dst (OrI src1 src2)); | |
| 8059 | |
| 8060 size(4); | |
| 8061 format %{ "OR $src1,$src2,$dst" %} | |
| 8062 opcode(Assembler::or_op3, Assembler::arith_op); | |
| 8063 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 8064 ins_pipe(ialu_reg_imm); | |
| 8065 %} | |
| 8066 | |
| 8067 // Register Or Long | |
| 8068 instruct orL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 8069 match(Set dst (OrL src1 src2)); | |
| 8070 | |
| 8071 ins_cost(DEFAULT_COST); | |
| 8072 size(4); | |
| 8073 format %{ "OR $src1,$src2,$dst\t! long" %} | |
| 8074 opcode(Assembler::or_op3, Assembler::arith_op); | |
| 8075 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 8076 ins_pipe(ialu_reg_reg); | |
| 8077 %} | |
| 8078 | |
| 8079 instruct orL_reg_imm13(iRegL dst, iRegL src1, immL13 con) %{ | |
| 8080 match(Set dst (OrL src1 con)); | |
| 8081 ins_cost(DEFAULT_COST*2); | |
| 8082 | |
| 8083 ins_cost(DEFAULT_COST); | |
| 8084 size(4); | |
| 8085 format %{ "OR $src1,$con,$dst\t! long" %} | |
| 8086 opcode(Assembler::or_op3, Assembler::arith_op); | |
| 8087 ins_encode( form3_rs1_simm13_rd( src1, con, dst ) ); | |
| 8088 ins_pipe(ialu_reg_imm); | |
| 8089 %} | |
| 8090 | |
|
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8091 #ifndef _LP64 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8092 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8093 // Use sp_ptr_RegP to match G2 (TLS register) without spilling. |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8094 instruct orI_reg_castP2X(iRegI dst, iRegI src1, sp_ptr_RegP src2) %{ |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8095 match(Set dst (OrI src1 (CastP2X src2))); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8096 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8097 size(4); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8098 format %{ "OR $src1,$src2,$dst" %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8099 opcode(Assembler::or_op3, Assembler::arith_op); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8100 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8101 ins_pipe(ialu_reg_reg); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8102 %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8103 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8104 #else |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8105 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8106 instruct orL_reg_castP2X(iRegL dst, iRegL src1, sp_ptr_RegP src2) %{ |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8107 match(Set dst (OrL src1 (CastP2X src2))); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8108 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8109 ins_cost(DEFAULT_COST); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8110 size(4); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8111 format %{ "OR $src1,$src2,$dst\t! long" %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8112 opcode(Assembler::or_op3, Assembler::arith_op); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8113 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8114 ins_pipe(ialu_reg_reg); |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8115 %} |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8116 |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8117 #endif |
|
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
415
diff
changeset
|
8118 |
| 0 | 8119 // Xor Instructions |
| 8120 // Register Xor | |
| 8121 instruct xorI_reg_reg(iRegI dst, iRegI src1, iRegI src2) %{ | |
| 8122 match(Set dst (XorI src1 src2)); | |
| 8123 | |
| 8124 size(4); | |
| 8125 format %{ "XOR $src1,$src2,$dst" %} | |
| 8126 opcode(Assembler::xor_op3, Assembler::arith_op); | |
| 8127 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 8128 ins_pipe(ialu_reg_reg); | |
| 8129 %} | |
| 8130 | |
| 8131 // Immediate Xor | |
| 8132 instruct xorI_reg_imm13(iRegI dst, iRegI src1, immI13 src2) %{ | |
| 8133 match(Set dst (XorI src1 src2)); | |
| 8134 | |
| 8135 size(4); | |
| 8136 format %{ "XOR $src1,$src2,$dst" %} | |
| 8137 opcode(Assembler::xor_op3, Assembler::arith_op); | |
| 8138 ins_encode( form3_rs1_simm13_rd( src1, src2, dst ) ); | |
| 8139 ins_pipe(ialu_reg_imm); | |
| 8140 %} | |
| 8141 | |
| 8142 // Register Xor Long | |
| 8143 instruct xorL_reg_reg(iRegL dst, iRegL src1, iRegL src2) %{ | |
| 8144 match(Set dst (XorL src1 src2)); | |
| 8145 | |
| 8146 ins_cost(DEFAULT_COST); | |
| 8147 size(4); | |
| 8148 format %{ "XOR $src1,$src2,$dst\t! long" %} | |
| 8149 opcode(Assembler::xor_op3, Assembler::arith_op); | |
| 8150 ins_encode( form3_rs1_rs2_rd( src1, src2, dst ) ); | |
| 8151 ins_pipe(ialu_reg_reg); | |
| 8152 %} | |
| 8153 | |
| 8154 instruct xorL_reg_imm13(iRegL dst, iRegL src1, immL13 con) %{ | |
| 8155 match(Set dst (XorL src1 con)); | |
| 8156 | |
| 8157 ins_cost(DEFAULT_COST); | |
| 8158 size(4); | |
| 8159 format %{ "XOR $src1,$con,$dst\t! long" %} | |
| 8160 opcode(Assembler::xor_op3, Assembler::arith_op); | |
| 8161 ins_encode( form3_rs1_simm13_rd( src1, con, dst ) ); | |
| 8162 ins_pipe(ialu_reg_imm); | |
| 8163 %} | |
| 8164 | |
| 8165 //----------Convert to Boolean------------------------------------------------- | |
| 8166 // Nice hack for 32-bit tests but doesn't work for | |
| 8167 // 64-bit pointers. | |
| 8168 instruct convI2B( iRegI dst, iRegI src, flagsReg ccr ) %{ | |
| 8169 match(Set dst (Conv2B src)); | |
| 8170 effect( KILL ccr ); | |
| 8171 ins_cost(DEFAULT_COST*2); | |
| 8172 format %{ "CMP R_G0,$src\n\t" | |
| 8173 "ADDX R_G0,0,$dst" %} | |
| 8174 ins_encode( enc_to_bool( src, dst ) ); | |
| 8175 ins_pipe(ialu_reg_ialu); | |
| 8176 %} | |
| 8177 | |
| 8178 #ifndef _LP64 | |
| 8179 instruct convP2B( iRegI dst, iRegP src, flagsReg ccr ) %{ | |
| 8180 match(Set dst (Conv2B src)); | |
| 8181 effect( KILL ccr ); | |
| 8182 ins_cost(DEFAULT_COST*2); | |
| 8183 format %{ "CMP R_G0,$src\n\t" | |
| 8184 "ADDX R_G0,0,$dst" %} | |
| 8185 ins_encode( enc_to_bool( src, dst ) ); | |
| 8186 ins_pipe(ialu_reg_ialu); | |
| 8187 %} | |
| 8188 #else | |
| 8189 instruct convP2B( iRegI dst, iRegP src ) %{ | |
| 8190 match(Set dst (Conv2B src)); | |
| 8191 ins_cost(DEFAULT_COST*2); | |
| 8192 format %{ "MOV $src,$dst\n\t" | |
| 8193 "MOVRNZ $src,1,$dst" %} | |
| 8194 ins_encode( form3_g0_rs2_rd_move( src, dst ), enc_convP2B( dst, src ) ); | |
| 8195 ins_pipe(ialu_clr_and_mover); | |
| 8196 %} | |
| 8197 #endif | |
| 8198 | |
|
2254
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8199 instruct cmpLTMask0( iRegI dst, iRegI src, immI0 zero, flagsReg ccr ) %{ |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8200 match(Set dst (CmpLTMask src zero)); |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8201 effect(KILL ccr); |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8202 size(4); |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8203 format %{ "SRA $src,#31,$dst\t# cmpLTMask0" %} |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8204 ins_encode %{ |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8205 __ sra($src$$Register, 31, $dst$$Register); |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8206 %} |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8207 ins_pipe(ialu_reg_imm); |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8208 %} |
|
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8209 |
| 0 | 8210 instruct cmpLTMask_reg_reg( iRegI dst, iRegI p, iRegI q, flagsReg ccr ) %{ |
| 8211 match(Set dst (CmpLTMask p q)); | |
| 8212 effect( KILL ccr ); | |
| 8213 ins_cost(DEFAULT_COST*4); | |
| 8214 format %{ "CMP $p,$q\n\t" | |
| 8215 "MOV #0,$dst\n\t" | |
| 8216 "BLT,a .+8\n\t" | |
| 8217 "MOV #-1,$dst" %} | |
| 8218 ins_encode( enc_ltmask(p,q,dst) ); | |
| 8219 ins_pipe(ialu_reg_reg_ialu); | |
| 8220 %} | |
| 8221 | |
| 8222 instruct cadd_cmpLTMask( iRegI p, iRegI q, iRegI y, iRegI tmp, flagsReg ccr ) %{ | |
| 8223 match(Set p (AddI (AndI (CmpLTMask p q) y) (SubI p q))); | |
| 8224 effect(KILL ccr, TEMP tmp); | |
| 8225 ins_cost(DEFAULT_COST*3); | |
| 8226 | |
| 8227 format %{ "SUBcc $p,$q,$p\t! p' = p-q\n\t" | |
| 8228 "ADD $p,$y,$tmp\t! g3=p-q+y\n\t" | |
|
2254
ab42c7e1cf83
7017746: Regression : C2 compiler crash due to SIGSEGV in PhaseCFG::schedule_early()
kvn
parents:
2121
diff
changeset
|
8229 "MOVlt $tmp,$p\t! p' < 0 ? p'+y : p'" %} |
| 9154 | 8230 ins_encode(enc_cadd_cmpLTMask(p, q, y, tmp)); |
| 8231 ins_pipe(cadd_cmpltmask); | |
| 8232 %} | |
| 8233 | |
| 8234 instruct and_cmpLTMask(iRegI p, iRegI q, iRegI y, flagsReg ccr) %{ | |
| 8235 match(Set p (AndI (CmpLTMask p q) y)); | |
| 8236 effect(KILL ccr); | |
| 8237 ins_cost(DEFAULT_COST*3); | |
| 8238 | |
| 8239 format %{ "CMP $p,$q\n\t" | |
| 8240 "MOV $y,$p\n\t" | |
| 8241 "MOVge G0,$p" %} | |
| 8242 ins_encode %{ | |
| 8243 __ cmp($p$$Register, $q$$Register); | |
| 8244 __ mov($y$$Register, $p$$Register); | |
| 8245 __ movcc(Assembler::greaterEqual, false, Assembler::icc, G0, $p$$Register); | |
| 8246 %} | |
| 8247 ins_pipe(ialu_reg_reg_ialu); | |
| 8248 %} | |
| 3804 | 8249 |
| 8250 //----------------------------------------------------------------- | |
| 8251 // Direct raw moves between float and general registers using VIS3. | |
| 8252 | |
| 8253 // ins_pipe(faddF_reg); | |
| 8254 instruct MoveF2I_reg_reg(iRegI dst, regF src) %{ | |
| 8255 predicate(UseVIS >= 3); | |
| 8256 match(Set dst (MoveF2I src)); | |
| 8257 | |
| 8258 format %{ "MOVSTOUW $src,$dst\t! MoveF2I" %} | |
| 8259 ins_encode %{ | |
| 8260 __ movstouw($src$$FloatRegister, $dst$$Register); | |
| 8261 %} | |
| 8262 ins_pipe(ialu_reg_reg); | |
| 8263 %} | |
| 8264 | |
| 8265 instruct MoveI2F_reg_reg(regF dst, iRegI src) %{ | |
| 8266 predicate(UseVIS >= 3); | |
| 8267 match(Set dst (MoveI2F src)); | |
| 8268 | |
| 8269 format %{ "MOVWTOS $src,$dst\t! MoveI2F" %} | |
| 8270 ins_encode %{ | |
| 8271 __ movwtos($src$$Register, $dst$$FloatRegister); | |
| 8272 %} | |
| 0 | 8273 ins_pipe(ialu_reg_reg); |
| 8274 %} | |
| 8275 | |
| 3804 | 8276 instruct MoveD2L_reg_reg(iRegL dst, regD src) %{ |
| 8277 predicate(UseVIS >= 3); | |
| 8278 match(Set dst (MoveD2L src)); | |
| 8279 | |
| 8280 format %{ "MOVDTOX $src,$dst\t! MoveD2L" %} | |
| 8281 ins_encode %{ | |
| 8282 __ movdtox(as_DoubleFloatRegister($src$$reg), $dst$$Register); | |
| 8283 %} | |
| 0 | 8284 ins_pipe(ialu_reg_reg); |
| 8285 %} | |
| 8286 | |
| 3804 | 8287 instruct MoveL2D_reg_reg(regD dst, iRegL src) %{ |
| 8288 predicate(UseVIS >= 3); | |
| 8289 match(Set dst (MoveL2D src)); | |
| 8290 | |
| 8291 format %{ "MOVXTOD $src,$dst\t! MoveL2D" %} | |
| 8292 ins_encode %{ | |
| 8293 __ movxtod($src$$Register, as_DoubleFloatRegister($dst$$reg)); | |
| 8294 %} | |
| 0 | 8295 ins_pipe(ialu_reg_reg); |
| 8296 %} | |
| 8297 | |
| 3804 | 8298 |
| 8299 // Raw moves between float and general registers using stack. | |
| 8300 | |
| 0 | 8301 instruct MoveF2I_stack_reg(iRegI dst, stackSlotF src) %{ |
| 8302 match(Set dst (MoveF2I src)); | |
| 8303 effect(DEF dst, USE src); | |
| 8304 ins_cost(MEMORY_REF_COST); | |
| 8305 | |
| 8306 size(4); | |
| 8307 format %{ "LDUW $src,$dst\t! MoveF2I" %} | |
| 8308 opcode(Assembler::lduw_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8309 ins_encode(simple_form3_mem_reg( src, dst ) ); |
| 0 | 8310 ins_pipe(iload_mem); |
| 8311 %} | |
| 8312 | |
| 8313 instruct MoveI2F_stack_reg(regF dst, stackSlotI src) %{ | |
| 8314 match(Set dst (MoveI2F src)); | |
| 8315 effect(DEF dst, USE src); | |
| 8316 ins_cost(MEMORY_REF_COST); | |
| 8317 | |
| 8318 size(4); | |
| 8319 format %{ "LDF $src,$dst\t! MoveI2F" %} | |
| 8320 opcode(Assembler::ldf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8321 ins_encode(simple_form3_mem_reg(src, dst)); |
| 0 | 8322 ins_pipe(floadF_stk); |
| 8323 %} | |
| 8324 | |
| 8325 instruct MoveD2L_stack_reg(iRegL dst, stackSlotD src) %{ | |
| 8326 match(Set dst (MoveD2L src)); | |
| 8327 effect(DEF dst, USE src); | |
| 8328 ins_cost(MEMORY_REF_COST); | |
| 8329 | |
| 8330 size(4); | |
| 8331 format %{ "LDX $src,$dst\t! MoveD2L" %} | |
| 8332 opcode(Assembler::ldx_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8333 ins_encode(simple_form3_mem_reg( src, dst ) ); |
| 0 | 8334 ins_pipe(iload_mem); |
| 8335 %} | |
| 8336 | |
| 8337 instruct MoveL2D_stack_reg(regD dst, stackSlotL src) %{ | |
| 8338 match(Set dst (MoveL2D src)); | |
| 8339 effect(DEF dst, USE src); | |
| 8340 ins_cost(MEMORY_REF_COST); | |
| 8341 | |
| 8342 size(4); | |
| 8343 format %{ "LDDF $src,$dst\t! MoveL2D" %} | |
| 8344 opcode(Assembler::lddf_op3); | |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8345 ins_encode(simple_form3_mem_reg(src, dst)); |
| 0 | 8346 ins_pipe(floadD_stk); |
| 8347 %} | |
| 8348 | |
| 8349 instruct MoveF2I_reg_stack(stackSlotI dst, regF src) %{ | |
| 8350 match(Set dst (MoveF2I src)); | |
| 8351 effect(DEF dst, USE src); | |
| 8352 ins_cost(MEMORY_REF_COST); | |
| 8353 | |
| 8354 size(4); | |
| 3804 | 8355 format %{ "STF $src,$dst\t! MoveF2I" %} |
| 0 | 8356 opcode(Assembler::stf_op3); |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8357 ins_encode(simple_form3_mem_reg(dst, src)); |
| 0 | 8358 ins_pipe(fstoreF_stk_reg); |
| 8359 %} | |
| 8360 | |
| 8361 instruct MoveI2F_reg_stack(stackSlotF dst, iRegI src) %{ | |
| 8362 match(Set dst (MoveI2F src)); | |
| 8363 effect(DEF dst, USE src); | |
| 8364 ins_cost(MEMORY_REF_COST); | |
| 8365 | |
| 8366 size(4); | |
| 3804 | 8367 format %{ "STW $src,$dst\t! MoveI2F" %} |
| 0 | 8368 opcode(Assembler::stw_op3); |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8369 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 8370 ins_pipe(istore_mem_reg); |
| 8371 %} | |
| 8372 | |
| 8373 instruct MoveD2L_reg_stack(stackSlotL dst, regD src) %{ | |
| 8374 match(Set dst (MoveD2L src)); | |
| 8375 effect(DEF dst, USE src); | |
| 8376 ins_cost(MEMORY_REF_COST); | |
| 8377 | |
| 8378 size(4); | |
| 3804 | 8379 format %{ "STDF $src,$dst\t! MoveD2L" %} |
| 0 | 8380 opcode(Assembler::stdf_op3); |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8381 ins_encode(simple_form3_mem_reg(dst, src)); |
| 0 | 8382 ins_pipe(fstoreD_stk_reg); |
| 8383 %} | |
| 8384 | |
| 8385 instruct MoveL2D_reg_stack(stackSlotD dst, iRegL src) %{ | |
| 8386 match(Set dst (MoveL2D src)); | |
| 8387 effect(DEF dst, USE src); | |
| 8388 ins_cost(MEMORY_REF_COST); | |
| 8389 | |
| 8390 size(4); | |
| 3804 | 8391 format %{ "STX $src,$dst\t! MoveL2D" %} |
| 0 | 8392 opcode(Assembler::stx_op3); |
|
415
4d9884b01ba6
6754519: don't emit flag fixup for NaN when condition being tested doesn't need it
never
parents:
235
diff
changeset
|
8393 ins_encode(simple_form3_mem_reg( dst, src ) ); |
| 0 | 8394 ins_pipe(istore_mem_reg); |
| 8395 %} | |
| 8396 | |
| 8397 | |
| 3804 | 8398 //----------Arithmetic Conversion Instructions--------------------------------- |
| 8399 // The conversions operations are all Alpha sorted. Please keep it that way! | |
| 8400 | |
| 8401 instruct convD2F_reg(regF dst, regD src) %{ | |
| 8402 match(Set dst (ConvD2F src)); | |
| 8403 size(4); | |
| 8404 format %{ "FDTOS $src,$dst" %} | |
| 8405 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fdtos_opf); | |
| 8406 ins_encode(form3_opf_rs2D_rdF(src, dst)); | |
| 8407 ins_pipe(fcvtD2F); | |
| 8408 %} | |
| 8409 | |
| 8410 | |
| 8411 // Convert a double to an int in a float register. | |
| 8412 // If the double is a NAN, stuff a zero in instead. | |
| 8413 instruct convD2I_helper(regF dst, regD src, flagsRegF0 fcc0) %{ | |
| 8414 effect(DEF dst, USE src, KILL fcc0); | |
| 8415 format %{ "FCMPd fcc0,$src,$src\t! check for NAN\n\t" | |
| 8416 "FBO,pt fcc0,skip\t! branch on ordered, predict taken\n\t" | |
| 8417 "FDTOI $src,$dst\t! convert in delay slot\n\t" | |
| 8418 "FITOS $dst,$dst\t! change NaN/max-int to valid float\n\t" | |
| 8419 "FSUBs $dst,$dst,$dst\t! cleared only if nan\n" | |
| 8420 "skip:" %} | |
| 8421 ins_encode(form_d2i_helper(src,dst)); | |
| 8422 ins_pipe(fcvtD2I); | |
| 8423 %} | |
| 8424 | |
| 8425 instruct convD2I_stk(stackSlotI dst, regD src) %{ | |
| 8426 match(Set dst (ConvD2I src)); | |
| 8427 ins_cost(DEFAULT_COST*2 + MEMORY_REF_COST*2 + BRANCH_COST); | |
| 8428 expand %{ | |
| 8429 regF tmp; | |
| 8430 convD2I_helper(tmp, src); | |
| 8431 regF_to_stkI(dst, tmp); | |
| 8432 %} | |
| 8433 %} | |
| 8434 | |
| 8435 instruct convD2I_reg(iRegI dst, regD src) %{ | |
| 8436 predicate(UseVIS >= 3); | |
| 8437 match(Set dst (ConvD2I src)); | |
| 8438 ins_cost(DEFAULT_COST*2 + BRANCH_COST); | |
| 8439 expand %{ | |
| 8440 regF tmp; | |
| 8441 convD2I_helper(tmp, src); | |
| 8442 MoveF2I_reg_reg(dst, tmp); | |
| 8443 %} | |
| 8444 %} | |
| 8445 | |
| 8446 | |
| 8447 // Convert a double to a long in a double register. | |
| 8448 // If the double is a NAN, stuff a zero in instead. | |
| 8449 instruct convD2L_helper(regD dst, regD src, flagsRegF0 fcc0) %{ | |
| 8450 effect(DEF dst, USE src, KILL fcc0); | |
| 8451 format %{ "FCMPd fcc0,$src,$src\t! check for NAN\n\t" | |
| 8452 "FBO,pt fcc0,skip\t! branch on ordered, predict taken\n\t" | |
| 8453 "FDTOX $src,$dst\t! convert in delay slot\n\t" | |
| 8454 "FXTOD $dst,$dst\t! change NaN/max-long to valid double\n\t" | |
| 8455 "FSUBd $dst,$dst,$dst\t! cleared only if nan\n" | |
| 8456 "skip:" %} | |
| 8457 ins_encode(form_d2l_helper(src,dst)); | |
| 8458 ins_pipe(fcvtD2L); | |
| 8459 %} | |
| 8460 | |
| 8461 instruct convD2L_stk(stackSlotL dst, regD src) %{ | |
| 8462 match(Set dst (ConvD2L src)); | |
| 8463 ins_cost(DEFAULT_COST*2 + MEMORY_REF_COST*2 + BRANCH_COST); | |
| 8464 expand %{ | |
| 8465 regD tmp; | |
| 8466 convD2L_helper(tmp, src); | |
| 8467 regD_to_stkL(dst, tmp); | |
| 8468 %} | |
| 8469 %} | |
| 8470 | |
| 8471 instruct convD2L_reg(iRegL dst, regD src) %{ | |
| 8472 predicate(UseVIS >= 3); | |
| 8473 match(Set dst (ConvD2L src)); | |
| 8474 ins_cost(DEFAULT_COST*2 + BRANCH_COST); | |
| 8475 expand %{ | |
| 8476 regD tmp; | |
| 8477 convD2L_helper(tmp, src); | |
| 8478 MoveD2L_reg_reg(dst, tmp); | |
| 8479 %} | |
| 8480 %} | |
| 8481 | |
| 8482 | |
| 8483 instruct convF2D_reg(regD dst, regF src) %{ | |
| 8484 match(Set dst (ConvF2D src)); | |
| 8485 format %{ "FSTOD $src,$dst" %} | |
| 8486 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fstod_opf); | |
| 8487 ins_encode(form3_opf_rs2F_rdD(src, dst)); | |
| 8488 ins_pipe(fcvtF2D); | |
| 8489 %} | |
| 8490 | |
| 8491 | |
| 8492 // Convert a float to an int in a float register. | |
| 8493 // If the float is a NAN, stuff a zero in instead. | |
| 8494 instruct convF2I_helper(regF dst, regF src, flagsRegF0 fcc0) %{ | |
| 8495 effect(DEF dst, USE src, KILL fcc0); | |
| 8496 format %{ "FCMPs fcc0,$src,$src\t! check for NAN\n\t" | |
| 8497 "FBO,pt fcc0,skip\t! branch on ordered, predict taken\n\t" | |
| 8498 "FSTOI $src,$dst\t! convert in delay slot\n\t" | |
| 8499 "FITOS $dst,$dst\t! change NaN/max-int to valid float\n\t" | |
| 8500 "FSUBs $dst,$dst,$dst\t! cleared only if nan\n" | |
| 8501 "skip:" %} | |
| 8502 ins_encode(form_f2i_helper(src,dst)); | |
| 8503 ins_pipe(fcvtF2I); | |
| 8504 %} | |
| 8505 | |
| 8506 instruct convF2I_stk(stackSlotI dst, regF src) %{ | |
| 8507 match(Set dst (ConvF2I src)); | |
| 8508 ins_cost(DEFAULT_COST*2 + MEMORY_REF_COST*2 + BRANCH_COST); | |
| 8509 expand %{ | |
| 8510 regF tmp; | |
| 8511 convF2I_helper(tmp, src); | |
| 8512 regF_to_stkI(dst, tmp); | |
| 8513 %} | |
| 8514 %} | |
| 8515 | |
| 8516 instruct convF2I_reg(iRegI dst, regF src) %{ | |
| 8517 predicate(UseVIS >= 3); | |
| 8518 match(Set dst (ConvF2I src)); | |
| 8519 ins_cost(DEFAULT_COST*2 + BRANCH_COST); | |
| 8520 expand %{ | |
| 8521 regF tmp; | |
| 8522 convF2I_helper(tmp, src); | |
| 8523 MoveF2I_reg_reg(dst, tmp); | |
| 8524 %} | |
| 8525 %} | |
| 8526 | |
| 8527 | |
| 8528 // Convert a float to a long in a float register. | |
| 8529 // If the float is a NAN, stuff a zero in instead. | |
| 8530 instruct convF2L_helper(regD dst, regF src, flagsRegF0 fcc0) %{ | |
| 8531 effect(DEF dst, USE src, KILL fcc0); | |
| 8532 format %{ "FCMPs fcc0,$src,$src\t! check for NAN\n\t" | |
| 8533 "FBO,pt fcc0,skip\t! branch on ordered, predict taken\n\t" | |
| 8534 "FSTOX $src,$dst\t! convert in delay slot\n\t" | |
| 8535 "FXTOD $dst,$dst\t! change NaN/max-long to valid double\n\t" | |
| 8536 "FSUBd $dst,$dst,$dst\t! cleared only if nan\n" | |
| 8537 "skip:" %} | |
| 8538 ins_encode(form_f2l_helper(src,dst)); | |
| 8539 ins_pipe(fcvtF2L); | |
| 8540 %} | |
| 8541 | |
| 8542 instruct convF2L_stk(stackSlotL dst, regF src) %{ | |
| 8543 match(Set dst (ConvF2L src)); | |
| 8544 ins_cost(DEFAULT_COST*2 + MEMORY_REF_COST*2 + BRANCH_COST); | |
| 8545 expand %{ | |
| 8546 regD tmp; | |
| 8547 convF2L_helper(tmp, src); | |
| 8548 regD_to_stkL(dst, tmp); | |
| 8549 %} | |
| 8550 %} | |
| 8551 | |
| 8552 instruct convF2L_reg(iRegL dst, regF src) %{ | |
| 8553 predicate(UseVIS >= 3); | |
| 8554 match(Set dst (ConvF2L src)); | |
| 8555 ins_cost(DEFAULT_COST*2 + BRANCH_COST); | |
| 8556 expand %{ | |
| 8557 regD tmp; | |
| 8558 convF2L_helper(tmp, src); | |
| 8559 MoveD2L_reg_reg(dst, tmp); | |
| 8560 %} | |
| 8561 %} | |
| 8562 | |
| 8563 | |
| 8564 instruct convI2D_helper(regD dst, regF tmp) %{ | |
| 8565 effect(USE tmp, DEF dst); | |
| 8566 format %{ "FITOD $tmp,$dst" %} | |
| 8567 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fitod_opf); | |
| 8568 ins_encode(form3_opf_rs2F_rdD(tmp, dst)); | |
| 8569 ins_pipe(fcvtI2D); | |
| 8570 %} | |
| 8571 | |
| 8572 instruct convI2D_stk(stackSlotI src, regD dst) %{ | |
| 8573 match(Set dst (ConvI2D src)); | |
| 8574 ins_cost(DEFAULT_COST + MEMORY_REF_COST); | |
| 8575 expand %{ | |
| 8576 regF tmp; | |
| 8577 stkI_to_regF(tmp, src); | |
| 8578 convI2D_helper(dst, tmp); | |
| 8579 %} | |
| 8580 %} | |
| 8581 | |
| 8582 instruct convI2D_reg(regD_low dst, iRegI src) %{ | |
| 8583 predicate(UseVIS >= 3); | |
| 8584 match(Set dst (ConvI2D src)); | |
| 8585 expand %{ | |
| 8586 regF tmp; | |
| 8587 MoveI2F_reg_reg(tmp, src); | |
| 8588 convI2D_helper(dst, tmp); | |
| 8589 %} | |
| 8590 %} | |
| 8591 | |
| 8592 instruct convI2D_mem(regD_low dst, memory mem) %{ | |
| 8593 match(Set dst (ConvI2D (LoadI mem))); | |
| 8594 ins_cost(DEFAULT_COST + MEMORY_REF_COST); | |
| 8595 size(8); | |
| 8596 format %{ "LDF $mem,$dst\n\t" | |
| 8597 "FITOD $dst,$dst" %} | |
| 8598 opcode(Assembler::ldf_op3, Assembler::fitod_opf); | |
| 8599 ins_encode(simple_form3_mem_reg( mem, dst ), form3_convI2F(dst, dst)); | |
| 8600 ins_pipe(floadF_mem); | |
| 8601 %} | |
| 8602 | |
| 8603 | |
| 8604 instruct convI2F_helper(regF dst, regF tmp) %{ | |
| 8605 effect(DEF dst, USE tmp); | |
| 8606 format %{ "FITOS $tmp,$dst" %} | |
| 8607 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fitos_opf); | |
| 8608 ins_encode(form3_opf_rs2F_rdF(tmp, dst)); | |
| 8609 ins_pipe(fcvtI2F); | |
| 8610 %} | |
| 8611 | |
| 8612 instruct convI2F_stk(regF dst, stackSlotI src) %{ | |
| 8613 match(Set dst (ConvI2F src)); | |
| 8614 ins_cost(DEFAULT_COST + MEMORY_REF_COST); | |
| 8615 expand %{ | |
| 8616 regF tmp; | |
| 8617 stkI_to_regF(tmp,src); | |
| 8618 convI2F_helper(dst, tmp); | |
| 8619 %} | |
| 8620 %} | |
| 8621 | |
| 8622 instruct convI2F_reg(regF dst, iRegI src) %{ | |
| 8623 predicate(UseVIS >= 3); | |
| 8624 match(Set dst (ConvI2F src)); | |
| 8625 ins_cost(DEFAULT_COST); | |
| 8626 expand %{ | |
| 8627 regF tmp; | |
| 8628 MoveI2F_reg_reg(tmp, src); | |
| 8629 convI2F_helper(dst, tmp); | |
| 8630 %} | |
| 8631 %} | |
| 8632 | |
| 8633 instruct convI2F_mem( regF dst, memory mem ) %{ | |
| 8634 match(Set dst (ConvI2F (LoadI mem))); | |
| 8635 ins_cost(DEFAULT_COST + MEMORY_REF_COST); | |
| 8636 size(8); | |
| 8637 format %{ "LDF $mem,$dst\n\t" | |
| 8638 "FITOS $dst,$dst" %} | |
| 8639 opcode(Assembler::ldf_op3, Assembler::fitos_opf); | |
| 8640 ins_encode(simple_form3_mem_reg( mem, dst ), form3_convI2F(dst, dst)); | |
| 8641 ins_pipe(floadF_mem); | |
| 8642 %} | |
| 8643 | |
| 8644 | |
| 8645 instruct convI2L_reg(iRegL dst, iRegI src) %{ | |
| 8646 match(Set dst (ConvI2L src)); | |
| 8647 size(4); | |
| 8648 format %{ "SRA $src,0,$dst\t! int->long" %} | |
| 8649 opcode(Assembler::sra_op3, Assembler::arith_op); | |
| 8650 ins_encode( form3_rs1_rs2_rd( src, R_G0, dst ) ); | |
| 8651 ins_pipe(ialu_reg_reg); | |
| 8652 %} | |
| 8653 | |
| 8654 // Zero-extend convert int to long | |
| 8655 instruct convI2L_reg_zex(iRegL dst, iRegI src, immL_32bits mask ) %{ | |
| 8656 match(Set dst (AndL (ConvI2L src) mask) ); | |
| 8657 size(4); | |
| 8658 format %{ "SRL $src,0,$dst\t! zero-extend int to long" %} | |
| 8659 opcode(Assembler::srl_op3, Assembler::arith_op); | |
| 8660 ins_encode( form3_rs1_rs2_rd( src, R_G0, dst ) ); | |
| 8661 ins_pipe(ialu_reg_reg); | |
| 8662 %} | |
| 8663 | |
| 8664 // Zero-extend long | |
| 8665 instruct zerox_long(iRegL dst, iRegL src, immL_32bits mask ) %{ | |
| 8666 match(Set dst (AndL src mask) ); | |
| 8667 size(4); | |
| 8668 format %{ "SRL $src,0,$dst\t! zero-extend long" %} | |
| 8669 opcode(Assembler::srl_op3, Assembler::arith_op); | |
| 8670 ins_encode( form3_rs1_rs2_rd( src, R_G0, dst ) ); | |
| 8671 ins_pipe(ialu_reg_reg); | |
| 8672 %} | |
| 8673 | |
| 8674 | |
| 0 | 8675 //----------- |
| 8676 // Long to Double conversion using V8 opcodes. | |
| 8677 // Still useful because cheetah traps and becomes | |
| 8678 // amazingly slow for some common numbers. | |
| 8679 | |
| 8680 // Magic constant, 0x43300000 | |
| 8681 instruct loadConI_x43300000(iRegI dst) %{ | |
| 8682 effect(DEF dst); | |
| 8683 size(4); | |
| 8684 format %{ "SETHI HI(0x43300000),$dst\t! 2^52" %} | |
| 8685 ins_encode(SetHi22(0x43300000, dst)); | |
| 8686 ins_pipe(ialu_none); | |
| 8687 %} | |
| 8688 | |
| 8689 // Magic constant, 0x41f00000 | |
| 8690 instruct loadConI_x41f00000(iRegI dst) %{ | |
| 8691 effect(DEF dst); | |
| 8692 size(4); | |
| 8693 format %{ "SETHI HI(0x41f00000),$dst\t! 2^32" %} | |
| 8694 ins_encode(SetHi22(0x41f00000, dst)); | |
| 8695 ins_pipe(ialu_none); | |
| 8696 %} | |
| 8697 | |
| 8698 // Construct a double from two float halves | |
| 8699 instruct regDHi_regDLo_to_regD(regD_low dst, regD_low src1, regD_low src2) %{ | |
| 8700 effect(DEF dst, USE src1, USE src2); | |
| 8701 size(8); | |
| 8702 format %{ "FMOVS $src1.hi,$dst.hi\n\t" | |
| 8703 "FMOVS $src2.lo,$dst.lo" %} | |
| 8704 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fmovs_opf); | |
| 8705 ins_encode(form3_opf_rs2D_hi_rdD_hi(src1, dst), form3_opf_rs2D_lo_rdD_lo(src2, dst)); | |
| 8706 ins_pipe(faddD_reg_reg); | |
| 8707 %} | |
| 8708 | |
| 8709 // Convert integer in high half of a double register (in the lower half of | |
| 8710 // the double register file) to double | |
| 8711 instruct convI2D_regDHi_regD(regD dst, regD_low src) %{ | |
| 8712 effect(DEF dst, USE src); | |
| 8713 size(4); | |
| 8714 format %{ "FITOD $src,$dst" %} | |
| 8715 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fitod_opf); | |
| 8716 ins_encode(form3_opf_rs2D_rdD(src, dst)); | |
| 8717 ins_pipe(fcvtLHi2D); | |
| 8718 %} | |
| 8719 | |
| 8720 // Add float double precision | |
| 8721 instruct addD_regD_regD(regD dst, regD src1, regD src2) %{ | |
| 8722 effect(DEF dst, USE src1, USE src2); | |
| 8723 size(4); | |
| 8724 format %{ "FADDD $src1,$src2,$dst" %} | |
| 8725 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::faddd_opf); | |
| 8726 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 8727 ins_pipe(faddD_reg_reg); | |
| 8728 %} | |
| 8729 | |
| 8730 // Sub float double precision | |
| 8731 instruct subD_regD_regD(regD dst, regD src1, regD src2) %{ | |
| 8732 effect(DEF dst, USE src1, USE src2); | |
| 8733 size(4); | |
| 8734 format %{ "FSUBD $src1,$src2,$dst" %} | |
| 8735 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fsubd_opf); | |
| 8736 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 8737 ins_pipe(faddD_reg_reg); | |
| 8738 %} | |
| 8739 | |
| 8740 // Mul float double precision | |
| 8741 instruct mulD_regD_regD(regD dst, regD src1, regD src2) %{ | |
| 8742 effect(DEF dst, USE src1, USE src2); | |
| 8743 size(4); | |
| 8744 format %{ "FMULD $src1,$src2,$dst" %} | |
| 8745 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fmuld_opf); | |
| 8746 ins_encode(form3_opf_rs1D_rs2D_rdD(src1, src2, dst)); | |
| 8747 ins_pipe(fmulD_reg_reg); | |
| 8748 %} | |
| 8749 | |
| 8750 instruct convL2D_reg_slow_fxtof(regD dst, stackSlotL src) %{ | |
| 8751 match(Set dst (ConvL2D src)); | |
| 8752 ins_cost(DEFAULT_COST*8 + MEMORY_REF_COST*6); | |
| 8753 | |
| 8754 expand %{ | |
| 8755 regD_low tmpsrc; | |
| 8756 iRegI ix43300000; | |
| 8757 iRegI ix41f00000; | |
| 8758 stackSlotL lx43300000; | |
| 8759 stackSlotL lx41f00000; | |
| 8760 regD_low dx43300000; | |
| 8761 regD dx41f00000; | |
| 8762 regD tmp1; | |
| 8763 regD_low tmp2; | |
| 8764 regD tmp3; | |
| 8765 regD tmp4; | |
| 8766 | |
| 8767 stkL_to_regD(tmpsrc, src); | |
| 8768 | |
| 8769 loadConI_x43300000(ix43300000); | |
| 8770 loadConI_x41f00000(ix41f00000); | |
| 8771 regI_to_stkLHi(lx43300000, ix43300000); | |
| 8772 regI_to_stkLHi(lx41f00000, ix41f00000); | |
| 8773 stkL_to_regD(dx43300000, lx43300000); | |
| 8774 stkL_to_regD(dx41f00000, lx41f00000); | |
| 8775 | |
| 8776 convI2D_regDHi_regD(tmp1, tmpsrc); | |
| 8777 regDHi_regDLo_to_regD(tmp2, dx43300000, tmpsrc); | |
| 8778 subD_regD_regD(tmp3, tmp2, dx43300000); | |
| 8779 mulD_regD_regD(tmp4, tmp1, dx41f00000); | |
| 8780 addD_regD_regD(dst, tmp3, tmp4); | |
| 8781 %} | |
| 8782 %} | |
| 8783 | |
| 8784 // Long to Double conversion using fast fxtof | |
| 8785 instruct convL2D_helper(regD dst, regD tmp) %{ | |
| 8786 effect(DEF dst, USE tmp); | |
| 8787 size(4); | |
| 8788 format %{ "FXTOD $tmp,$dst" %} | |
| 8789 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fxtod_opf); | |
| 8790 ins_encode(form3_opf_rs2D_rdD(tmp, dst)); | |
| 8791 ins_pipe(fcvtL2D); | |
| 8792 %} | |
| 8793 | |
| 3804 | 8794 instruct convL2D_stk_fast_fxtof(regD dst, stackSlotL src) %{ |
| 0 | 8795 predicate(VM_Version::has_fast_fxtof()); |
| 8796 match(Set dst (ConvL2D src)); | |
| 8797 ins_cost(DEFAULT_COST + 3 * MEMORY_REF_COST); | |
| 8798 expand %{ | |
| 8799 regD tmp; | |
| 8800 stkL_to_regD(tmp, src); | |
| 8801 convL2D_helper(dst, tmp); | |
| 8802 %} | |
| 8803 %} | |
| 8804 | |
| 3804 | 8805 instruct convL2D_reg(regD dst, iRegL src) %{ |
| 8806 predicate(UseVIS >= 3); | |
| 8807 match(Set dst (ConvL2D src)); | |
| 8808 expand %{ | |
| 8809 regD tmp; | |
| 8810 MoveL2D_reg_reg(tmp, src); | |
| 8811 convL2D_helper(dst, tmp); | |
| 8812 %} | |
| 8813 %} | |
| 0 | 8814 |
| 8815 // Long to Float conversion using fast fxtof | |
| 8816 instruct convL2F_helper(regF dst, regD tmp) %{ | |
| 8817 effect(DEF dst, USE tmp); | |
| 8818 size(4); | |
| 8819 format %{ "FXTOS $tmp,$dst" %} | |
| 8820 opcode(Assembler::fpop1_op3, Assembler::arith_op, Assembler::fxtos_opf); | |
| 8821 ins_encode(form3_opf_rs2D_rdF(tmp, dst)); | |
| 8822 ins_pipe(fcvtL2F); | |
| 8823 %} | |
| 8824 | |
| 3804 | 8825 instruct convL2F_stk_fast_fxtof(regF dst, stackSlotL src) %{ |
| 0 | 8826 match(Set dst (ConvL2F src)); |
| 8827 ins_cost(DEFAULT_COST + MEMORY_REF_COST); | |
| 8828 expand %{ | |
| 8829 regD tmp; | |
| 8830 stkL_to_regD(tmp, src); | |
| 8831 convL2F_helper(dst, tmp); | |
| 8832 %} | |
| 8833 %} | |
| 3804 | 8834 |
| 8835 instruct convL2F_reg(regF dst, iRegL src) %{ | |
| 8836 predicate(UseVIS >= 3); | |
| 8837 match(Set dst (ConvL2F src)); | |
| 8838 ins_cost(DEFAULT_COST); | |
| 8839 expand %{ | |
| 8840 regD tmp; | |
| 8841 MoveL2D_reg_reg(tmp, src); | |
| 8842 convL2F_helper(dst, tmp); | |
| 8843 %} | |
| 8844 %} | |
| 8845 | |
| 0 | 8846 //----------- |
| 8847 | |
| 8848 instruct convL2I_reg(iRegI dst, iRegL src) %{ | |
| 8849 match(Set dst (ConvL2I src)); | |
| 8850 #ifndef _LP64 | |
| 8851 format %{ "MOV $src.lo,$dst\t! long->int" %} | |
| 8852 ins_encode( form3_g0_rs2_rd_move_lo2( src, dst ) ); | |
| 8853 ins_pipe(ialu_move_reg_I_to_L); | |
| 8854 #else | |
| 8855 size(4); | |
| 8856 format %{ "SRA $src,R_G0,$dst\t! long->int" %} | |
| 8857 ins_encode( form3_rs1_rd_signextend_lo1( src, dst ) ); | |
| 8858 ins_pipe(ialu_reg); | |
| 8859 #endif | |
| 8860 %} | |
| 8861 | |
| 8862 // Register Shift Right Immediate | |
| 8863 instruct shrL_reg_imm6_L2I(iRegI dst, iRegL src, immI_32_63 cnt) %{ | |
| 8864 match(Set dst (ConvL2I (RShiftL src cnt))); | |
| 8865 | |
| 8866 size(4); | |
| 8867 format %{ "SRAX $src,$cnt,$dst" %} | |
| 8868 opcode(Assembler::srax_op3, Assembler::arith_op); | |
| 8869 ins_encode( form3_sd_rs1_imm6_rd( src, cnt, dst ) ); | |
| 8870 ins_pipe(ialu_reg_imm); | |
| 8871 %} | |
| 8872 | |
| 8873 //----------Control Flow Instructions------------------------------------------ | |
| 8874 // Compare Instructions | |
| 8875 // Compare Integers | |
| 8876 instruct compI_iReg(flagsReg icc, iRegI op1, iRegI op2) %{ | |
| 8877 match(Set icc (CmpI op1 op2)); | |
| 8878 effect( DEF icc, USE op1, USE op2 ); | |
| 8879 | |
| 8880 size(4); | |
| 8881 format %{ "CMP $op1,$op2" %} | |
| 8882 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8883 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); | |
| 8884 ins_pipe(ialu_cconly_reg_reg); | |
| 8885 %} | |
| 8886 | |
| 8887 instruct compU_iReg(flagsRegU icc, iRegI op1, iRegI op2) %{ | |
| 8888 match(Set icc (CmpU op1 op2)); | |
| 8889 | |
| 8890 size(4); | |
| 8891 format %{ "CMP $op1,$op2\t! unsigned" %} | |
| 8892 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8893 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); | |
| 8894 ins_pipe(ialu_cconly_reg_reg); | |
| 8895 %} | |
| 8896 | |
| 8897 instruct compI_iReg_imm13(flagsReg icc, iRegI op1, immI13 op2) %{ | |
| 8898 match(Set icc (CmpI op1 op2)); | |
| 8899 effect( DEF icc, USE op1 ); | |
| 8900 | |
| 8901 size(4); | |
| 8902 format %{ "CMP $op1,$op2" %} | |
| 8903 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8904 ins_encode( form3_rs1_simm13_rd( op1, op2, R_G0 ) ); | |
| 8905 ins_pipe(ialu_cconly_reg_imm); | |
| 8906 %} | |
| 8907 | |
| 8908 instruct testI_reg_reg( flagsReg icc, iRegI op1, iRegI op2, immI0 zero ) %{ | |
| 8909 match(Set icc (CmpI (AndI op1 op2) zero)); | |
| 8910 | |
| 8911 size(4); | |
| 8912 format %{ "BTST $op2,$op1" %} | |
| 8913 opcode(Assembler::andcc_op3, Assembler::arith_op); | |
| 8914 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); | |
| 8915 ins_pipe(ialu_cconly_reg_reg_zero); | |
| 8916 %} | |
| 8917 | |
| 8918 instruct testI_reg_imm( flagsReg icc, iRegI op1, immI13 op2, immI0 zero ) %{ | |
| 8919 match(Set icc (CmpI (AndI op1 op2) zero)); | |
| 8920 | |
| 8921 size(4); | |
| 8922 format %{ "BTST $op2,$op1" %} | |
| 8923 opcode(Assembler::andcc_op3, Assembler::arith_op); | |
| 8924 ins_encode( form3_rs1_simm13_rd( op1, op2, R_G0 ) ); | |
| 8925 ins_pipe(ialu_cconly_reg_imm_zero); | |
| 8926 %} | |
| 8927 | |
| 8928 instruct compL_reg_reg(flagsRegL xcc, iRegL op1, iRegL op2 ) %{ | |
| 8929 match(Set xcc (CmpL op1 op2)); | |
| 8930 effect( DEF xcc, USE op1, USE op2 ); | |
| 8931 | |
| 8932 size(4); | |
| 8933 format %{ "CMP $op1,$op2\t\t! long" %} | |
| 8934 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8935 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); | |
| 8936 ins_pipe(ialu_cconly_reg_reg); | |
| 8937 %} | |
| 8938 | |
| 8939 instruct compL_reg_con(flagsRegL xcc, iRegL op1, immL13 con) %{ | |
| 8940 match(Set xcc (CmpL op1 con)); | |
| 8941 effect( DEF xcc, USE op1, USE con ); | |
| 8942 | |
| 8943 size(4); | |
| 8944 format %{ "CMP $op1,$con\t\t! long" %} | |
| 8945 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8946 ins_encode( form3_rs1_simm13_rd( op1, con, R_G0 ) ); | |
| 8947 ins_pipe(ialu_cconly_reg_reg); | |
| 8948 %} | |
| 8949 | |
| 8950 instruct testL_reg_reg(flagsRegL xcc, iRegL op1, iRegL op2, immL0 zero) %{ | |
| 8951 match(Set xcc (CmpL (AndL op1 op2) zero)); | |
| 8952 effect( DEF xcc, USE op1, USE op2 ); | |
| 8953 | |
| 8954 size(4); | |
| 8955 format %{ "BTST $op1,$op2\t\t! long" %} | |
| 8956 opcode(Assembler::andcc_op3, Assembler::arith_op); | |
| 8957 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); | |
| 8958 ins_pipe(ialu_cconly_reg_reg); | |
| 8959 %} | |
| 8960 | |
| 8961 // useful for checking the alignment of a pointer: | |
| 8962 instruct testL_reg_con(flagsRegL xcc, iRegL op1, immL13 con, immL0 zero) %{ | |
| 8963 match(Set xcc (CmpL (AndL op1 con) zero)); | |
| 8964 effect( DEF xcc, USE op1, USE con ); | |
| 8965 | |
| 8966 size(4); | |
| 8967 format %{ "BTST $op1,$con\t\t! long" %} | |
| 8968 opcode(Assembler::andcc_op3, Assembler::arith_op); | |
| 8969 ins_encode( form3_rs1_simm13_rd( op1, con, R_G0 ) ); | |
| 8970 ins_pipe(ialu_cconly_reg_reg); | |
| 8971 %} | |
| 8972 | |
| 8973 instruct compU_iReg_imm13(flagsRegU icc, iRegI op1, immU13 op2 ) %{ | |
| 8974 match(Set icc (CmpU op1 op2)); | |
| 8975 | |
| 8976 size(4); | |
| 8977 format %{ "CMP $op1,$op2\t! unsigned" %} | |
| 8978 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8979 ins_encode( form3_rs1_simm13_rd( op1, op2, R_G0 ) ); | |
| 8980 ins_pipe(ialu_cconly_reg_imm); | |
| 8981 %} | |
| 8982 | |
| 8983 // Compare Pointers | |
| 8984 instruct compP_iRegP(flagsRegP pcc, iRegP op1, iRegP op2 ) %{ | |
| 8985 match(Set pcc (CmpP op1 op2)); | |
| 8986 | |
| 8987 size(4); | |
| 8988 format %{ "CMP $op1,$op2\t! ptr" %} | |
| 8989 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 8990 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); | |
| 8991 ins_pipe(ialu_cconly_reg_reg); | |
| 8992 %} | |
| 8993 | |
| 8994 instruct compP_iRegP_imm13(flagsRegP pcc, iRegP op1, immP13 op2 ) %{ | |
| 8995 match(Set pcc (CmpP op1 op2)); | |
| 8996 | |
| 8997 size(4); | |
| 8998 format %{ "CMP $op1,$op2\t! ptr" %} | |
| 8999 opcode(Assembler::subcc_op3, Assembler::arith_op); | |
| 9000 ins_encode( form3_rs1_simm13_rd( op1, op2, R_G0 ) ); | |
| 9001 ins_pipe(ialu_cconly_reg_imm); | |
| 9002 %} | |
| 9003 | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9004 // Compare Narrow oops |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9005 instruct compN_iRegN(flagsReg icc, iRegN op1, iRegN op2 ) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9006 match(Set icc (CmpN op1 op2)); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9007 |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9008 size(4); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9009 format %{ "CMP $op1,$op2\t! compressed ptr" %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9010 opcode(Assembler::subcc_op3, Assembler::arith_op); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9011 ins_encode( form3_rs1_rs2_rd( op1, op2, R_G0 ) ); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9012 ins_pipe(ialu_cconly_reg_reg); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9013 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9014 |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9015 instruct compN_iRegN_immN0(flagsReg icc, iRegN op1, immN0 op2 ) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9016 match(Set icc (CmpN op1 op2)); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9017 |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9018 size(4); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9019 format %{ "CMP $op1,$op2\t! compressed ptr" %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9020 opcode(Assembler::subcc_op3, Assembler::arith_op); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9021 ins_encode( form3_rs1_simm13_rd( op1, op2, R_G0 ) ); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9022 ins_pipe(ialu_cconly_reg_imm); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9023 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9024 |
| 0 | 9025 //----------Max and Min-------------------------------------------------------- |
| 9026 // Min Instructions | |
| 9027 // Conditional move for min | |
| 9028 instruct cmovI_reg_lt( iRegI op2, iRegI op1, flagsReg icc ) %{ | |
| 9029 effect( USE_DEF op2, USE op1, USE icc ); | |
| 9030 | |
| 9031 size(4); | |
| 9032 format %{ "MOVlt icc,$op1,$op2\t! min" %} | |
| 9033 opcode(Assembler::less); | |
| 9034 ins_encode( enc_cmov_reg_minmax(op2,op1) ); | |
| 9035 ins_pipe(ialu_reg_flags); | |
| 9036 %} | |
| 9037 | |
| 9038 // Min Register with Register. | |
| 9039 instruct minI_eReg(iRegI op1, iRegI op2) %{ | |
| 9040 match(Set op2 (MinI op1 op2)); | |
| 9041 ins_cost(DEFAULT_COST*2); | |
| 9042 expand %{ | |
| 9043 flagsReg icc; | |
| 9044 compI_iReg(icc,op1,op2); | |
| 9045 cmovI_reg_lt(op2,op1,icc); | |
| 9046 %} | |
| 9047 %} | |
| 9048 | |
| 9049 // Max Instructions | |
| 9050 // Conditional move for max | |
| 9051 instruct cmovI_reg_gt( iRegI op2, iRegI op1, flagsReg icc ) %{ | |
| 9052 effect( USE_DEF op2, USE op1, USE icc ); | |
| 9053 format %{ "MOVgt icc,$op1,$op2\t! max" %} | |
| 9054 opcode(Assembler::greater); | |
| 9055 ins_encode( enc_cmov_reg_minmax(op2,op1) ); | |
| 9056 ins_pipe(ialu_reg_flags); | |
| 9057 %} | |
| 9058 | |
| 9059 // Max Register with Register | |
| 9060 instruct maxI_eReg(iRegI op1, iRegI op2) %{ | |
| 9061 match(Set op2 (MaxI op1 op2)); | |
| 9062 ins_cost(DEFAULT_COST*2); | |
| 9063 expand %{ | |
| 9064 flagsReg icc; | |
| 9065 compI_iReg(icc,op1,op2); | |
| 9066 cmovI_reg_gt(op2,op1,icc); | |
| 9067 %} | |
| 9068 %} | |
| 9069 | |
| 9070 | |
| 9071 //----------Float Compares---------------------------------------------------- | |
| 9072 // Compare floating, generate condition code | |
| 9073 instruct cmpF_cc(flagsRegF fcc, regF src1, regF src2) %{ | |
| 9074 match(Set fcc (CmpF src1 src2)); | |
| 9075 | |
| 9076 size(4); | |
| 9077 format %{ "FCMPs $fcc,$src1,$src2" %} | |
| 9078 opcode(Assembler::fpop2_op3, Assembler::arith_op, Assembler::fcmps_opf); | |
| 9079 ins_encode( form3_opf_rs1F_rs2F_fcc( src1, src2, fcc ) ); | |
| 9080 ins_pipe(faddF_fcc_reg_reg_zero); | |
| 9081 %} | |
| 9082 | |
| 9083 instruct cmpD_cc(flagsRegF fcc, regD src1, regD src2) %{ | |
| 9084 match(Set fcc (CmpD src1 src2)); | |
| 9085 | |
| 9086 size(4); | |
| 9087 format %{ "FCMPd $fcc,$src1,$src2" %} | |
| 9088 opcode(Assembler::fpop2_op3, Assembler::arith_op, Assembler::fcmpd_opf); | |
| 9089 ins_encode( form3_opf_rs1D_rs2D_fcc( src1, src2, fcc ) ); | |
| 9090 ins_pipe(faddD_fcc_reg_reg_zero); | |
| 9091 %} | |
| 9092 | |
| 9093 | |
| 9094 // Compare floating, generate -1,0,1 | |
| 9095 instruct cmpF_reg(iRegI dst, regF src1, regF src2, flagsRegF0 fcc0) %{ | |
| 9096 match(Set dst (CmpF3 src1 src2)); | |
| 9097 effect(KILL fcc0); | |
| 9098 ins_cost(DEFAULT_COST*3+BRANCH_COST*3); | |
| 9099 format %{ "fcmpl $dst,$src1,$src2" %} | |
| 9100 // Primary = float | |
| 9101 opcode( true ); | |
| 9102 ins_encode( floating_cmp( dst, src1, src2 ) ); | |
| 9103 ins_pipe( floating_cmp ); | |
| 9104 %} | |
| 9105 | |
| 9106 instruct cmpD_reg(iRegI dst, regD src1, regD src2, flagsRegF0 fcc0) %{ | |
| 9107 match(Set dst (CmpD3 src1 src2)); | |
| 9108 effect(KILL fcc0); | |
| 9109 ins_cost(DEFAULT_COST*3+BRANCH_COST*3); | |
| 9110 format %{ "dcmpl $dst,$src1,$src2" %} | |
| 9111 // Primary = double (not float) | |
| 9112 opcode( false ); | |
| 9113 ins_encode( floating_cmp( dst, src1, src2 ) ); | |
| 9114 ins_pipe( floating_cmp ); | |
| 9115 %} | |
| 9116 | |
| 9117 //----------Branches--------------------------------------------------------- | |
| 9118 // Jump | |
| 9119 // (compare 'operand indIndex' and 'instruct addP_reg_reg' above) | |
| 9120 instruct jumpXtnd(iRegX switch_val, o7RegI table) %{ | |
| 9121 match(Jump switch_val); | |
|
4776
5da7201222d5
7110824: ctw/jarfiles/GUI3rdParty_jar/ob_mask_DateField crashes VM
kvn
parents:
4763
diff
changeset
|
9122 effect(TEMP table); |
| 0 | 9123 |
| 9124 ins_cost(350); | |
| 9125 | |
| 2008 | 9126 format %{ "ADD $constanttablebase, $constantoffset, O7\n\t" |
| 9127 "LD [O7 + $switch_val], O7\n\t" | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
9128 "JUMP O7" %} |
| 2008 | 9129 ins_encode %{ |
| 9130 // Calculate table address into a register. | |
| 9131 Register table_reg; | |
| 9132 Register label_reg = O7; | |
|
4114
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
9133 // If we are calculating the size of this instruction don't trust |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
9134 // zero offsets because they might change when |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
9135 // MachConstantBaseNode decides to optimize the constant table |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
9136 // base. |
|
6729bbc1fcd6
7003454: order constants in constant table by number of references in code
twisti
parents:
4047
diff
changeset
|
9137 if ((constant_offset() == 0) && !Compile::current()->in_scratch_emit_size()) { |
| 2008 | 9138 table_reg = $constanttablebase; |
| 9139 } else { | |
| 9140 table_reg = O7; | |
|
2012
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
9141 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset, O7); |
|
5fe0781a8560
7004925: CTW: assert(nbits == 32 || -(1 << nbits-1) <= x && x < ( 1 << nbits-1)) failed: value out of range
kvn
parents:
2008
diff
changeset
|
9142 __ add($constanttablebase, con_offset, table_reg); |
| 2008 | 9143 } |
| 9144 | |
| 9145 // Jump to base address + switch value | |
| 9146 __ ld_ptr(table_reg, $switch_val$$Register, label_reg); | |
| 9147 __ jmp(label_reg, G0); | |
| 9148 __ delayed()->nop(); | |
| 9149 %} | |
| 0 | 9150 ins_pipe(ialu_reg_reg); |
| 9151 %} | |
| 9152 | |
| 9153 // Direct Branch. Use V8 version with longer range. | |
| 9154 instruct branch(label labl) %{ | |
| 9155 match(Goto); | |
| 9156 effect(USE labl); | |
| 9157 | |
| 9158 size(8); | |
| 9159 ins_cost(BRANCH_COST); | |
| 9160 format %{ "BA $labl" %} | |
| 3839 | 9161 ins_encode %{ |
| 9162 Label* L = $labl$$label; | |
| 9163 __ ba(*L); | |
| 9164 __ delayed()->nop(); | |
| 9165 %} | |
| 0 | 9166 ins_pipe(br); |
| 9167 %} | |
| 9168 | |
| 3851 | 9169 // Direct Branch, short with no delay slot |
| 9170 instruct branch_short(label labl) %{ | |
| 9171 match(Goto); | |
| 9172 predicate(UseCBCond); | |
| 9173 effect(USE labl); | |
| 9174 | |
| 9175 size(4); | |
| 9176 ins_cost(BRANCH_COST); | |
| 9177 format %{ "BA $labl\t! short branch" %} | |
|
14416
6a936747b569
8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents:
12056
diff
changeset
|
9178 ins_encode %{ |
| 3851 | 9179 Label* L = $labl$$label; |
| 9180 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9181 __ ba_short(*L); | |
| 9182 %} | |
| 9183 ins_short_branch(1); | |
| 9184 ins_avoid_back_to_back(1); | |
| 9185 ins_pipe(cbcond_reg_imm); | |
| 9186 %} | |
| 9187 | |
| 0 | 9188 // Conditional Direct Branch |
| 9189 instruct branchCon(cmpOp cmp, flagsReg icc, label labl) %{ | |
| 9190 match(If cmp icc); | |
| 9191 effect(USE labl); | |
| 9192 | |
| 9193 size(8); | |
| 9194 ins_cost(BRANCH_COST); | |
| 9195 format %{ "BP$cmp $icc,$labl" %} | |
| 9196 // Prim = bits 24-22, Secnd = bits 31-30 | |
| 9197 ins_encode( enc_bp( labl, cmp, icc ) ); | |
| 9198 ins_pipe(br_cc); | |
| 9199 %} | |
| 9200 | |
| 9201 instruct branchConU(cmpOpU cmp, flagsRegU icc, label labl) %{ | |
| 9202 match(If cmp icc); | |
| 9203 effect(USE labl); | |
| 9204 | |
| 3851 | 9205 ins_cost(BRANCH_COST); |
| 0 | 9206 format %{ "BP$cmp $icc,$labl" %} |
| 9207 // Prim = bits 24-22, Secnd = bits 31-30 | |
| 9208 ins_encode( enc_bp( labl, cmp, icc ) ); | |
| 9209 ins_pipe(br_cc); | |
| 9210 %} | |
| 9211 | |
| 9212 instruct branchConP(cmpOpP cmp, flagsRegP pcc, label labl) %{ | |
| 9213 match(If cmp pcc); | |
| 9214 effect(USE labl); | |
| 9215 | |
| 9216 size(8); | |
| 9217 ins_cost(BRANCH_COST); | |
| 9218 format %{ "BP$cmp $pcc,$labl" %} | |
| 3839 | 9219 ins_encode %{ |
| 9220 Label* L = $labl$$label; | |
| 9221 Assembler::Predict predict_taken = | |
| 9222 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9223 | |
| 9224 __ bp( (Assembler::Condition)($cmp$$cmpcode), false, Assembler::ptr_cc, predict_taken, *L); | |
| 9225 __ delayed()->nop(); | |
| 9226 %} | |
| 0 | 9227 ins_pipe(br_cc); |
| 9228 %} | |
| 9229 | |
| 9230 instruct branchConF(cmpOpF cmp, flagsRegF fcc, label labl) %{ | |
| 9231 match(If cmp fcc); | |
| 9232 effect(USE labl); | |
| 9233 | |
| 9234 size(8); | |
| 9235 ins_cost(BRANCH_COST); | |
| 9236 format %{ "FBP$cmp $fcc,$labl" %} | |
| 3839 | 9237 ins_encode %{ |
| 9238 Label* L = $labl$$label; | |
| 9239 Assembler::Predict predict_taken = | |
| 9240 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9241 | |
| 9242 __ fbp( (Assembler::Condition)($cmp$$cmpcode), false, (Assembler::CC)($fcc$$reg), predict_taken, *L); | |
| 9243 __ delayed()->nop(); | |
| 9244 %} | |
| 0 | 9245 ins_pipe(br_fcc); |
| 9246 %} | |
| 9247 | |
| 9248 instruct branchLoopEnd(cmpOp cmp, flagsReg icc, label labl) %{ | |
| 9249 match(CountedLoopEnd cmp icc); | |
| 9250 effect(USE labl); | |
| 9251 | |
| 9252 size(8); | |
| 9253 ins_cost(BRANCH_COST); | |
| 9254 format %{ "BP$cmp $icc,$labl\t! Loop end" %} | |
| 9255 // Prim = bits 24-22, Secnd = bits 31-30 | |
| 9256 ins_encode( enc_bp( labl, cmp, icc ) ); | |
| 9257 ins_pipe(br_cc); | |
| 9258 %} | |
| 9259 | |
| 9260 instruct branchLoopEndU(cmpOpU cmp, flagsRegU icc, label labl) %{ | |
| 9261 match(CountedLoopEnd cmp icc); | |
| 9262 effect(USE labl); | |
| 9263 | |
| 9264 size(8); | |
| 9265 ins_cost(BRANCH_COST); | |
| 9266 format %{ "BP$cmp $icc,$labl\t! Loop end" %} | |
| 9267 // Prim = bits 24-22, Secnd = bits 31-30 | |
| 9268 ins_encode( enc_bp( labl, cmp, icc ) ); | |
| 9269 ins_pipe(br_cc); | |
| 9270 %} | |
| 9271 | |
| 3851 | 9272 // Compare and branch instructions |
| 9273 instruct cmpI_reg_branch(cmpOp cmp, iRegI op1, iRegI op2, label labl, flagsReg icc) %{ | |
| 9274 match(If cmp (CmpI op1 op2)); | |
| 9275 effect(USE labl, KILL icc); | |
| 9276 | |
| 9277 size(12); | |
| 9278 ins_cost(BRANCH_COST); | |
| 9279 format %{ "CMP $op1,$op2\t! int\n\t" | |
| 9280 "BP$cmp $labl" %} | |
| 9281 ins_encode %{ | |
| 9282 Label* L = $labl$$label; | |
| 9283 Assembler::Predict predict_taken = | |
| 9284 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9285 __ cmp($op1$$Register, $op2$$Register); | |
| 9286 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9287 __ delayed()->nop(); | |
| 9288 %} | |
| 9289 ins_pipe(cmp_br_reg_reg); | |
| 9290 %} | |
| 9291 | |
| 9292 instruct cmpI_imm_branch(cmpOp cmp, iRegI op1, immI5 op2, label labl, flagsReg icc) %{ | |
| 9293 match(If cmp (CmpI op1 op2)); | |
| 9294 effect(USE labl, KILL icc); | |
| 9295 | |
| 9296 size(12); | |
| 9297 ins_cost(BRANCH_COST); | |
| 9298 format %{ "CMP $op1,$op2\t! int\n\t" | |
| 9299 "BP$cmp $labl" %} | |
| 9300 ins_encode %{ | |
| 9301 Label* L = $labl$$label; | |
| 9302 Assembler::Predict predict_taken = | |
| 9303 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9304 __ cmp($op1$$Register, $op2$$constant); | |
| 9305 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9306 __ delayed()->nop(); | |
| 9307 %} | |
| 9308 ins_pipe(cmp_br_reg_imm); | |
| 9309 %} | |
| 9310 | |
| 9311 instruct cmpU_reg_branch(cmpOpU cmp, iRegI op1, iRegI op2, label labl, flagsRegU icc) %{ | |
| 9312 match(If cmp (CmpU op1 op2)); | |
| 9313 effect(USE labl, KILL icc); | |
| 9314 | |
| 9315 size(12); | |
| 9316 ins_cost(BRANCH_COST); | |
| 9317 format %{ "CMP $op1,$op2\t! unsigned\n\t" | |
| 9318 "BP$cmp $labl" %} | |
| 9319 ins_encode %{ | |
| 9320 Label* L = $labl$$label; | |
| 9321 Assembler::Predict predict_taken = | |
| 9322 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9323 __ cmp($op1$$Register, $op2$$Register); | |
| 9324 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9325 __ delayed()->nop(); | |
| 9326 %} | |
| 9327 ins_pipe(cmp_br_reg_reg); | |
| 9328 %} | |
| 9329 | |
| 9330 instruct cmpU_imm_branch(cmpOpU cmp, iRegI op1, immI5 op2, label labl, flagsRegU icc) %{ | |
| 9331 match(If cmp (CmpU op1 op2)); | |
| 9332 effect(USE labl, KILL icc); | |
| 9333 | |
| 9334 size(12); | |
| 9335 ins_cost(BRANCH_COST); | |
| 9336 format %{ "CMP $op1,$op2\t! unsigned\n\t" | |
| 9337 "BP$cmp $labl" %} | |
| 9338 ins_encode %{ | |
| 9339 Label* L = $labl$$label; | |
| 9340 Assembler::Predict predict_taken = | |
| 9341 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9342 __ cmp($op1$$Register, $op2$$constant); | |
| 9343 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9344 __ delayed()->nop(); | |
| 9345 %} | |
| 9346 ins_pipe(cmp_br_reg_imm); | |
| 9347 %} | |
| 9348 | |
| 9349 instruct cmpL_reg_branch(cmpOp cmp, iRegL op1, iRegL op2, label labl, flagsRegL xcc) %{ | |
| 9350 match(If cmp (CmpL op1 op2)); | |
| 9351 effect(USE labl, KILL xcc); | |
| 9352 | |
| 9353 size(12); | |
| 9354 ins_cost(BRANCH_COST); | |
| 9355 format %{ "CMP $op1,$op2\t! long\n\t" | |
| 9356 "BP$cmp $labl" %} | |
| 9357 ins_encode %{ | |
| 9358 Label* L = $labl$$label; | |
| 9359 Assembler::Predict predict_taken = | |
| 9360 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9361 __ cmp($op1$$Register, $op2$$Register); | |
| 9362 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::xcc, predict_taken, *L); | |
| 9363 __ delayed()->nop(); | |
| 9364 %} | |
| 9365 ins_pipe(cmp_br_reg_reg); | |
| 9366 %} | |
| 9367 | |
| 9368 instruct cmpL_imm_branch(cmpOp cmp, iRegL op1, immL5 op2, label labl, flagsRegL xcc) %{ | |
| 9369 match(If cmp (CmpL op1 op2)); | |
| 9370 effect(USE labl, KILL xcc); | |
| 9371 | |
| 9372 size(12); | |
| 9373 ins_cost(BRANCH_COST); | |
| 9374 format %{ "CMP $op1,$op2\t! long\n\t" | |
| 9375 "BP$cmp $labl" %} | |
| 9376 ins_encode %{ | |
| 9377 Label* L = $labl$$label; | |
| 9378 Assembler::Predict predict_taken = | |
| 9379 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9380 __ cmp($op1$$Register, $op2$$constant); | |
| 9381 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::xcc, predict_taken, *L); | |
| 9382 __ delayed()->nop(); | |
| 9383 %} | |
| 9384 ins_pipe(cmp_br_reg_imm); | |
| 9385 %} | |
| 9386 | |
| 9387 // Compare Pointers and branch | |
| 9388 instruct cmpP_reg_branch(cmpOpP cmp, iRegP op1, iRegP op2, label labl, flagsRegP pcc) %{ | |
| 9389 match(If cmp (CmpP op1 op2)); | |
| 9390 effect(USE labl, KILL pcc); | |
| 9391 | |
| 9392 size(12); | |
| 9393 ins_cost(BRANCH_COST); | |
| 9394 format %{ "CMP $op1,$op2\t! ptr\n\t" | |
| 9395 "B$cmp $labl" %} | |
| 9396 ins_encode %{ | |
| 9397 Label* L = $labl$$label; | |
| 9398 Assembler::Predict predict_taken = | |
| 9399 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9400 __ cmp($op1$$Register, $op2$$Register); | |
| 9401 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::ptr_cc, predict_taken, *L); | |
| 9402 __ delayed()->nop(); | |
| 9403 %} | |
| 9404 ins_pipe(cmp_br_reg_reg); | |
| 9405 %} | |
| 9406 | |
| 9407 instruct cmpP_null_branch(cmpOpP cmp, iRegP op1, immP0 null, label labl, flagsRegP pcc) %{ | |
| 9408 match(If cmp (CmpP op1 null)); | |
| 9409 effect(USE labl, KILL pcc); | |
| 9410 | |
| 9411 size(12); | |
| 9412 ins_cost(BRANCH_COST); | |
| 9413 format %{ "CMP $op1,0\t! ptr\n\t" | |
| 9414 "B$cmp $labl" %} | |
| 9415 ins_encode %{ | |
| 9416 Label* L = $labl$$label; | |
| 9417 Assembler::Predict predict_taken = | |
| 9418 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9419 __ cmp($op1$$Register, G0); | |
| 9420 // bpr() is not used here since it has shorter distance. | |
| 9421 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::ptr_cc, predict_taken, *L); | |
| 9422 __ delayed()->nop(); | |
| 9423 %} | |
| 9424 ins_pipe(cmp_br_reg_reg); | |
| 9425 %} | |
| 9426 | |
| 9427 instruct cmpN_reg_branch(cmpOp cmp, iRegN op1, iRegN op2, label labl, flagsReg icc) %{ | |
| 9428 match(If cmp (CmpN op1 op2)); | |
| 9429 effect(USE labl, KILL icc); | |
| 9430 | |
| 9431 size(12); | |
| 9432 ins_cost(BRANCH_COST); | |
| 9433 format %{ "CMP $op1,$op2\t! compressed ptr\n\t" | |
| 9434 "BP$cmp $labl" %} | |
| 9435 ins_encode %{ | |
| 9436 Label* L = $labl$$label; | |
| 9437 Assembler::Predict predict_taken = | |
| 9438 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9439 __ cmp($op1$$Register, $op2$$Register); | |
| 9440 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9441 __ delayed()->nop(); | |
| 9442 %} | |
| 9443 ins_pipe(cmp_br_reg_reg); | |
| 9444 %} | |
| 9445 | |
| 9446 instruct cmpN_null_branch(cmpOp cmp, iRegN op1, immN0 null, label labl, flagsReg icc) %{ | |
| 9447 match(If cmp (CmpN op1 null)); | |
| 9448 effect(USE labl, KILL icc); | |
| 9449 | |
| 9450 size(12); | |
| 9451 ins_cost(BRANCH_COST); | |
| 9452 format %{ "CMP $op1,0\t! compressed ptr\n\t" | |
| 9453 "BP$cmp $labl" %} | |
| 9454 ins_encode %{ | |
| 9455 Label* L = $labl$$label; | |
| 9456 Assembler::Predict predict_taken = | |
| 9457 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9458 __ cmp($op1$$Register, G0); | |
| 9459 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9460 __ delayed()->nop(); | |
| 9461 %} | |
| 9462 ins_pipe(cmp_br_reg_reg); | |
| 9463 %} | |
| 9464 | |
| 9465 // Loop back branch | |
| 9466 instruct cmpI_reg_branchLoopEnd(cmpOp cmp, iRegI op1, iRegI op2, label labl, flagsReg icc) %{ | |
| 9467 match(CountedLoopEnd cmp (CmpI op1 op2)); | |
| 9468 effect(USE labl, KILL icc); | |
| 9469 | |
| 9470 size(12); | |
| 9471 ins_cost(BRANCH_COST); | |
| 9472 format %{ "CMP $op1,$op2\t! int\n\t" | |
| 9473 "BP$cmp $labl\t! Loop end" %} | |
| 9474 ins_encode %{ | |
| 9475 Label* L = $labl$$label; | |
| 9476 Assembler::Predict predict_taken = | |
| 9477 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9478 __ cmp($op1$$Register, $op2$$Register); | |
| 9479 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9480 __ delayed()->nop(); | |
| 9481 %} | |
| 9482 ins_pipe(cmp_br_reg_reg); | |
| 9483 %} | |
| 9484 | |
| 9485 instruct cmpI_imm_branchLoopEnd(cmpOp cmp, iRegI op1, immI5 op2, label labl, flagsReg icc) %{ | |
| 9486 match(CountedLoopEnd cmp (CmpI op1 op2)); | |
| 9487 effect(USE labl, KILL icc); | |
| 9488 | |
| 9489 size(12); | |
| 9490 ins_cost(BRANCH_COST); | |
| 9491 format %{ "CMP $op1,$op2\t! int\n\t" | |
| 9492 "BP$cmp $labl\t! Loop end" %} | |
| 9493 ins_encode %{ | |
| 9494 Label* L = $labl$$label; | |
| 9495 Assembler::Predict predict_taken = | |
| 9496 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9497 __ cmp($op1$$Register, $op2$$constant); | |
| 9498 __ bp((Assembler::Condition)($cmp$$cmpcode), false, Assembler::icc, predict_taken, *L); | |
| 9499 __ delayed()->nop(); | |
| 9500 %} | |
| 9501 ins_pipe(cmp_br_reg_imm); | |
| 9502 %} | |
| 9503 | |
| 9504 // Short compare and branch instructions | |
| 9505 instruct cmpI_reg_branch_short(cmpOp cmp, iRegI op1, iRegI op2, label labl, flagsReg icc) %{ | |
| 9506 match(If cmp (CmpI op1 op2)); | |
| 9507 predicate(UseCBCond); | |
| 9508 effect(USE labl, KILL icc); | |
| 9509 | |
| 9510 size(4); | |
| 9511 ins_cost(BRANCH_COST); | |
| 9512 format %{ "CWB$cmp $op1,$op2,$labl\t! int" %} | |
| 9513 ins_encode %{ | |
| 9514 Label* L = $labl$$label; | |
| 9515 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9516 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$Register, *L); | |
| 9517 %} | |
| 9518 ins_short_branch(1); | |
| 9519 ins_avoid_back_to_back(1); | |
| 9520 ins_pipe(cbcond_reg_reg); | |
| 9521 %} | |
| 9522 | |
| 9523 instruct cmpI_imm_branch_short(cmpOp cmp, iRegI op1, immI5 op2, label labl, flagsReg icc) %{ | |
| 9524 match(If cmp (CmpI op1 op2)); | |
| 9525 predicate(UseCBCond); | |
| 9526 effect(USE labl, KILL icc); | |
| 9527 | |
| 9528 size(4); | |
| 9529 ins_cost(BRANCH_COST); | |
| 9530 format %{ "CWB$cmp $op1,$op2,$labl\t! int" %} | |
| 9531 ins_encode %{ | |
| 9532 Label* L = $labl$$label; | |
| 9533 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9534 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$constant, *L); | |
| 9535 %} | |
| 9536 ins_short_branch(1); | |
| 9537 ins_avoid_back_to_back(1); | |
| 9538 ins_pipe(cbcond_reg_imm); | |
| 9539 %} | |
| 9540 | |
| 9541 instruct cmpU_reg_branch_short(cmpOpU cmp, iRegI op1, iRegI op2, label labl, flagsRegU icc) %{ | |
| 9542 match(If cmp (CmpU op1 op2)); | |
| 9543 predicate(UseCBCond); | |
| 9544 effect(USE labl, KILL icc); | |
| 9545 | |
| 9546 size(4); | |
| 9547 ins_cost(BRANCH_COST); | |
| 9548 format %{ "CWB$cmp $op1,$op2,$labl\t! unsigned" %} | |
| 9549 ins_encode %{ | |
| 9550 Label* L = $labl$$label; | |
| 9551 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9552 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$Register, *L); | |
| 9553 %} | |
| 9554 ins_short_branch(1); | |
| 9555 ins_avoid_back_to_back(1); | |
| 9556 ins_pipe(cbcond_reg_reg); | |
| 9557 %} | |
| 9558 | |
| 9559 instruct cmpU_imm_branch_short(cmpOpU cmp, iRegI op1, immI5 op2, label labl, flagsRegU icc) %{ | |
| 9560 match(If cmp (CmpU op1 op2)); | |
| 9561 predicate(UseCBCond); | |
| 9562 effect(USE labl, KILL icc); | |
| 9563 | |
| 9564 size(4); | |
| 9565 ins_cost(BRANCH_COST); | |
| 9566 format %{ "CWB$cmp $op1,$op2,$labl\t! unsigned" %} | |
| 9567 ins_encode %{ | |
| 9568 Label* L = $labl$$label; | |
| 9569 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9570 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$constant, *L); | |
| 9571 %} | |
| 9572 ins_short_branch(1); | |
| 9573 ins_avoid_back_to_back(1); | |
| 9574 ins_pipe(cbcond_reg_imm); | |
| 9575 %} | |
| 9576 | |
| 9577 instruct cmpL_reg_branch_short(cmpOp cmp, iRegL op1, iRegL op2, label labl, flagsRegL xcc) %{ | |
| 9578 match(If cmp (CmpL op1 op2)); | |
| 9579 predicate(UseCBCond); | |
| 9580 effect(USE labl, KILL xcc); | |
| 9581 | |
| 9582 size(4); | |
| 9583 ins_cost(BRANCH_COST); | |
| 9584 format %{ "CXB$cmp $op1,$op2,$labl\t! long" %} | |
| 9585 ins_encode %{ | |
| 9586 Label* L = $labl$$label; | |
| 9587 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9588 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::xcc, $op1$$Register, $op2$$Register, *L); | |
| 9589 %} | |
| 9590 ins_short_branch(1); | |
| 9591 ins_avoid_back_to_back(1); | |
| 9592 ins_pipe(cbcond_reg_reg); | |
| 9593 %} | |
| 9594 | |
| 9595 instruct cmpL_imm_branch_short(cmpOp cmp, iRegL op1, immL5 op2, label labl, flagsRegL xcc) %{ | |
| 9596 match(If cmp (CmpL op1 op2)); | |
| 9597 predicate(UseCBCond); | |
| 9598 effect(USE labl, KILL xcc); | |
| 9599 | |
| 9600 size(4); | |
| 9601 ins_cost(BRANCH_COST); | |
| 9602 format %{ "CXB$cmp $op1,$op2,$labl\t! long" %} | |
| 9603 ins_encode %{ | |
| 9604 Label* L = $labl$$label; | |
| 9605 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9606 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::xcc, $op1$$Register, $op2$$constant, *L); | |
| 9607 %} | |
| 9608 ins_short_branch(1); | |
| 9609 ins_avoid_back_to_back(1); | |
| 9610 ins_pipe(cbcond_reg_imm); | |
| 9611 %} | |
| 9612 | |
| 9613 // Compare Pointers and branch | |
| 9614 instruct cmpP_reg_branch_short(cmpOpP cmp, iRegP op1, iRegP op2, label labl, flagsRegP pcc) %{ | |
| 9615 match(If cmp (CmpP op1 op2)); | |
| 9616 predicate(UseCBCond); | |
| 9617 effect(USE labl, KILL pcc); | |
| 9618 | |
| 9619 size(4); | |
| 9620 ins_cost(BRANCH_COST); | |
| 9621 #ifdef _LP64 | |
| 9622 format %{ "CXB$cmp $op1,$op2,$labl\t! ptr" %} | |
| 9623 #else | |
| 9624 format %{ "CWB$cmp $op1,$op2,$labl\t! ptr" %} | |
| 9625 #endif | |
| 9626 ins_encode %{ | |
| 9627 Label* L = $labl$$label; | |
| 9628 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9629 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::ptr_cc, $op1$$Register, $op2$$Register, *L); | |
| 9630 %} | |
| 9631 ins_short_branch(1); | |
| 9632 ins_avoid_back_to_back(1); | |
| 9633 ins_pipe(cbcond_reg_reg); | |
| 9634 %} | |
| 9635 | |
| 9636 instruct cmpP_null_branch_short(cmpOpP cmp, iRegP op1, immP0 null, label labl, flagsRegP pcc) %{ | |
| 9637 match(If cmp (CmpP op1 null)); | |
| 9638 predicate(UseCBCond); | |
| 9639 effect(USE labl, KILL pcc); | |
| 9640 | |
| 9641 size(4); | |
| 9642 ins_cost(BRANCH_COST); | |
| 9643 #ifdef _LP64 | |
| 9644 format %{ "CXB$cmp $op1,0,$labl\t! ptr" %} | |
| 9645 #else | |
| 9646 format %{ "CWB$cmp $op1,0,$labl\t! ptr" %} | |
| 9647 #endif | |
| 9648 ins_encode %{ | |
| 9649 Label* L = $labl$$label; | |
| 9650 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9651 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::ptr_cc, $op1$$Register, G0, *L); | |
| 9652 %} | |
| 9653 ins_short_branch(1); | |
| 9654 ins_avoid_back_to_back(1); | |
| 9655 ins_pipe(cbcond_reg_reg); | |
| 9656 %} | |
| 9657 | |
| 9658 instruct cmpN_reg_branch_short(cmpOp cmp, iRegN op1, iRegN op2, label labl, flagsReg icc) %{ | |
| 9659 match(If cmp (CmpN op1 op2)); | |
| 9660 predicate(UseCBCond); | |
| 9661 effect(USE labl, KILL icc); | |
| 9662 | |
| 9663 size(4); | |
| 9664 ins_cost(BRANCH_COST); | |
| 9665 format %{ "CWB$cmp $op1,op2,$labl\t! compressed ptr" %} | |
| 9666 ins_encode %{ | |
| 9667 Label* L = $labl$$label; | |
| 9668 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9669 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$Register, *L); | |
| 9670 %} | |
| 9671 ins_short_branch(1); | |
| 9672 ins_avoid_back_to_back(1); | |
| 9673 ins_pipe(cbcond_reg_reg); | |
| 9674 %} | |
| 9675 | |
| 9676 instruct cmpN_null_branch_short(cmpOp cmp, iRegN op1, immN0 null, label labl, flagsReg icc) %{ | |
| 9677 match(If cmp (CmpN op1 null)); | |
| 9678 predicate(UseCBCond); | |
| 9679 effect(USE labl, KILL icc); | |
| 9680 | |
| 9681 size(4); | |
| 9682 ins_cost(BRANCH_COST); | |
| 9683 format %{ "CWB$cmp $op1,0,$labl\t! compressed ptr" %} | |
| 9684 ins_encode %{ | |
| 9685 Label* L = $labl$$label; | |
| 9686 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9687 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, G0, *L); | |
| 9688 %} | |
| 9689 ins_short_branch(1); | |
| 9690 ins_avoid_back_to_back(1); | |
| 9691 ins_pipe(cbcond_reg_reg); | |
| 9692 %} | |
| 9693 | |
| 9694 // Loop back branch | |
| 9695 instruct cmpI_reg_branchLoopEnd_short(cmpOp cmp, iRegI op1, iRegI op2, label labl, flagsReg icc) %{ | |
| 9696 match(CountedLoopEnd cmp (CmpI op1 op2)); | |
| 9697 predicate(UseCBCond); | |
| 9698 effect(USE labl, KILL icc); | |
| 9699 | |
| 9700 size(4); | |
| 9701 ins_cost(BRANCH_COST); | |
| 9702 format %{ "CWB$cmp $op1,$op2,$labl\t! Loop end" %} | |
| 9703 ins_encode %{ | |
| 9704 Label* L = $labl$$label; | |
| 9705 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9706 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$Register, *L); | |
| 9707 %} | |
| 9708 ins_short_branch(1); | |
| 9709 ins_avoid_back_to_back(1); | |
| 9710 ins_pipe(cbcond_reg_reg); | |
| 9711 %} | |
| 9712 | |
| 9713 instruct cmpI_imm_branchLoopEnd_short(cmpOp cmp, iRegI op1, immI5 op2, label labl, flagsReg icc) %{ | |
| 9714 match(CountedLoopEnd cmp (CmpI op1 op2)); | |
| 9715 predicate(UseCBCond); | |
| 9716 effect(USE labl, KILL icc); | |
| 9717 | |
| 9718 size(4); | |
| 9719 ins_cost(BRANCH_COST); | |
| 9720 format %{ "CWB$cmp $op1,$op2,$labl\t! Loop end" %} | |
| 9721 ins_encode %{ | |
| 9722 Label* L = $labl$$label; | |
| 9723 assert(__ use_cbcond(*L), "back to back cbcond"); | |
| 9724 __ cbcond((Assembler::Condition)($cmp$$cmpcode), Assembler::icc, $op1$$Register, $op2$$constant, *L); | |
| 9725 %} | |
| 9726 ins_short_branch(1); | |
| 9727 ins_avoid_back_to_back(1); | |
| 9728 ins_pipe(cbcond_reg_imm); | |
| 9729 %} | |
| 9730 | |
| 9731 // Branch-on-register tests all 64 bits. We assume that values | |
| 9732 // in 64-bit registers always remains zero or sign extended | |
| 9733 // unless our code munges the high bits. Interrupts can chop | |
| 9734 // the high order bits to zero or sign at any time. | |
| 9735 instruct branchCon_regI(cmpOp_reg cmp, iRegI op1, immI0 zero, label labl) %{ | |
| 9736 match(If cmp (CmpI op1 zero)); | |
| 9737 predicate(can_branch_register(_kids[0]->_leaf, _kids[1]->_leaf)); | |
| 9738 effect(USE labl); | |
| 9739 | |
| 9740 size(8); | |
| 9741 ins_cost(BRANCH_COST); | |
| 9742 format %{ "BR$cmp $op1,$labl" %} | |
| 9743 ins_encode( enc_bpr( labl, cmp, op1 ) ); | |
| 9744 ins_pipe(br_reg); | |
| 9745 %} | |
| 9746 | |
| 9747 instruct branchCon_regP(cmpOp_reg cmp, iRegP op1, immP0 null, label labl) %{ | |
| 9748 match(If cmp (CmpP op1 null)); | |
| 9749 predicate(can_branch_register(_kids[0]->_leaf, _kids[1]->_leaf)); | |
| 9750 effect(USE labl); | |
| 9751 | |
| 9752 size(8); | |
| 9753 ins_cost(BRANCH_COST); | |
| 9754 format %{ "BR$cmp $op1,$labl" %} | |
| 9755 ins_encode( enc_bpr( labl, cmp, op1 ) ); | |
| 9756 ins_pipe(br_reg); | |
| 9757 %} | |
| 9758 | |
| 9759 instruct branchCon_regL(cmpOp_reg cmp, iRegL op1, immL0 zero, label labl) %{ | |
| 9760 match(If cmp (CmpL op1 zero)); | |
| 9761 predicate(can_branch_register(_kids[0]->_leaf, _kids[1]->_leaf)); | |
| 9762 effect(USE labl); | |
| 9763 | |
| 9764 size(8); | |
| 9765 ins_cost(BRANCH_COST); | |
| 9766 format %{ "BR$cmp $op1,$labl" %} | |
| 9767 ins_encode( enc_bpr( labl, cmp, op1 ) ); | |
| 9768 ins_pipe(br_reg); | |
| 9769 %} | |
| 9770 | |
| 9771 | |
| 0 | 9772 // ============================================================================ |
| 9773 // Long Compare | |
| 9774 // | |
| 9775 // Currently we hold longs in 2 registers. Comparing such values efficiently | |
| 9776 // is tricky. The flavor of compare used depends on whether we are testing | |
| 9777 // for LT, LE, or EQ. For a simple LT test we can check just the sign bit. | |
| 9778 // The GE test is the negated LT test. The LE test can be had by commuting | |
| 9779 // the operands (yielding a GE test) and then negating; negate again for the | |
| 9780 // GT test. The EQ test is done by ORcc'ing the high and low halves, and the | |
| 9781 // NE test is negated from that. | |
| 9782 | |
| 9783 // Due to a shortcoming in the ADLC, it mixes up expressions like: | |
| 9784 // (foo (CmpI (CmpL X Y) 0)) and (bar (CmpI (CmpL X 0L) 0)). Note the | |
| 9785 // difference between 'Y' and '0L'. The tree-matches for the CmpI sections | |
| 9786 // are collapsed internally in the ADLC's dfa-gen code. The match for | |
| 9787 // (CmpI (CmpL X Y) 0) is silently replaced with (CmpI (CmpL X 0L) 0) and the | |
| 9788 // foo match ends up with the wrong leaf. One fix is to not match both | |
| 9789 // reg-reg and reg-zero forms of long-compare. This is unfortunate because | |
| 9790 // both forms beat the trinary form of long-compare and both are very useful | |
| 9791 // on Intel which has so few registers. | |
| 9792 | |
| 9793 instruct branchCon_long(cmpOp cmp, flagsRegL xcc, label labl) %{ | |
| 9794 match(If cmp xcc); | |
| 9795 effect(USE labl); | |
| 9796 | |
| 9797 size(8); | |
| 9798 ins_cost(BRANCH_COST); | |
| 9799 format %{ "BP$cmp $xcc,$labl" %} | |
| 3839 | 9800 ins_encode %{ |
| 9801 Label* L = $labl$$label; | |
| 9802 Assembler::Predict predict_taken = | |
| 9803 cbuf.is_backward_branch(*L) ? Assembler::pt : Assembler::pn; | |
| 9804 | |
| 9805 __ bp( (Assembler::Condition)($cmp$$cmpcode), false, Assembler::xcc, predict_taken, *L); | |
| 9806 __ delayed()->nop(); | |
| 9807 %} | |
| 0 | 9808 ins_pipe(br_cc); |
| 9809 %} | |
| 9810 | |
| 9811 // Manifest a CmpL3 result in an integer register. Very painful. | |
| 9812 // This is the test to avoid. | |
| 9813 instruct cmpL3_reg_reg(iRegI dst, iRegL src1, iRegL src2, flagsReg ccr ) %{ | |
| 9814 match(Set dst (CmpL3 src1 src2) ); | |
| 9815 effect( KILL ccr ); | |
| 9816 ins_cost(6*DEFAULT_COST); | |
| 9817 size(24); | |
| 9818 format %{ "CMP $src1,$src2\t\t! long\n" | |
| 9819 "\tBLT,a,pn done\n" | |
| 9820 "\tMOV -1,$dst\t! delay slot\n" | |
| 9821 "\tBGT,a,pn done\n" | |
| 9822 "\tMOV 1,$dst\t! delay slot\n" | |
| 9823 "\tCLR $dst\n" | |
| 9824 "done:" %} | |
| 9825 ins_encode( cmpl_flag(src1,src2,dst) ); | |
| 9826 ins_pipe(cmpL_reg); | |
| 9827 %} | |
| 9828 | |
| 9829 // Conditional move | |
| 9830 instruct cmovLL_reg(cmpOp cmp, flagsRegL xcc, iRegL dst, iRegL src) %{ | |
| 9831 match(Set dst (CMoveL (Binary cmp xcc) (Binary dst src))); | |
| 9832 ins_cost(150); | |
| 9833 format %{ "MOV$cmp $xcc,$src,$dst\t! long" %} | |
| 9834 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::xcc)) ); | |
| 9835 ins_pipe(ialu_reg); | |
| 9836 %} | |
| 9837 | |
| 9838 instruct cmovLL_imm(cmpOp cmp, flagsRegL xcc, iRegL dst, immL0 src) %{ | |
| 9839 match(Set dst (CMoveL (Binary cmp xcc) (Binary dst src))); | |
| 9840 ins_cost(140); | |
| 9841 format %{ "MOV$cmp $xcc,$src,$dst\t! long" %} | |
| 9842 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::xcc)) ); | |
| 9843 ins_pipe(ialu_imm); | |
| 9844 %} | |
| 9845 | |
| 9846 instruct cmovIL_reg(cmpOp cmp, flagsRegL xcc, iRegI dst, iRegI src) %{ | |
| 9847 match(Set dst (CMoveI (Binary cmp xcc) (Binary dst src))); | |
| 9848 ins_cost(150); | |
| 9849 format %{ "MOV$cmp $xcc,$src,$dst" %} | |
| 9850 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::xcc)) ); | |
| 9851 ins_pipe(ialu_reg); | |
| 9852 %} | |
| 9853 | |
| 9854 instruct cmovIL_imm(cmpOp cmp, flagsRegL xcc, iRegI dst, immI11 src) %{ | |
| 9855 match(Set dst (CMoveI (Binary cmp xcc) (Binary dst src))); | |
| 9856 ins_cost(140); | |
| 9857 format %{ "MOV$cmp $xcc,$src,$dst" %} | |
| 9858 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::xcc)) ); | |
| 9859 ins_pipe(ialu_imm); | |
| 9860 %} | |
| 9861 | |
|
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9862 instruct cmovNL_reg(cmpOp cmp, flagsRegL xcc, iRegN dst, iRegN src) %{ |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9863 match(Set dst (CMoveN (Binary cmp xcc) (Binary dst src))); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9864 ins_cost(150); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9865 format %{ "MOV$cmp $xcc,$src,$dst" %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9866 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::xcc)) ); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9867 ins_pipe(ialu_reg); |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9868 %} |
|
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
163
diff
changeset
|
9869 |
| 0 | 9870 instruct cmovPL_reg(cmpOp cmp, flagsRegL xcc, iRegP dst, iRegP src) %{ |
| 9871 match(Set dst (CMoveP (Binary cmp xcc) (Binary dst src))); | |
| 9872 ins_cost(150); | |
| 9873 format %{ "MOV$cmp $xcc,$src,$dst" %} | |
| 9874 ins_encode( enc_cmov_reg(cmp,dst,src, (Assembler::xcc)) ); | |
| 9875 ins_pipe(ialu_reg); | |
| 9876 %} | |
| 9877 | |
| 9878 instruct cmovPL_imm(cmpOp cmp, flagsRegL xcc, iRegP dst, immP0 src) %{ | |
| 9879 match(Set dst (CMoveP (Binary cmp xcc) (Binary dst src))); | |
| 9880 ins_cost(140); | |
| 9881 format %{ "MOV$cmp $xcc,$src,$dst" %} | |
| 9882 ins_encode( enc_cmov_imm(cmp,dst,src, (Assembler::xcc)) ); | |
| 9883 ins_pipe(ialu_imm); | |
| 9884 %} | |
| 9885 | |
| 9886 instruct cmovFL_reg(cmpOp cmp, flagsRegL xcc, regF dst, regF src) %{ | |
| 9887 match(Set dst (CMoveF (Binary cmp xcc) (Binary dst src))); | |
| 9888 ins_cost(150); | |
| 9889 opcode(0x101); | |
| 9890 format %{ "FMOVS$cmp $xcc,$src,$dst" %} | |
| 9891 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::xcc)) ); | |
| 9892 ins_pipe(int_conditional_float_move); | |
| 9893 %} | |
| 9894 | |
| 9895 instruct cmovDL_reg(cmpOp cmp, flagsRegL xcc, regD dst, regD src) %{ | |
| 9896 match(Set dst (CMoveD (Binary cmp xcc) (Binary dst src))); | |
| 9897 ins_cost(150); | |
| 9898 opcode(0x102); | |
| 9899 format %{ "FMOVD$cmp $xcc,$src,$dst" %} | |
| 9900 ins_encode( enc_cmovf_reg(cmp,dst,src, (Assembler::xcc)) ); | |
| 9901 ins_pipe(int_conditional_float_move); | |
| 9902 %} | |
| 9903 | |
| 9904 // ============================================================================ | |
| 9905 // Safepoint Instruction | |
| 9906 instruct safePoint_poll(iRegP poll) %{ | |
| 9907 match(SafePoint poll); | |
| 9908 effect(USE poll); | |
| 9909 | |
| 9910 size(4); | |
| 9911 #ifdef _LP64 | |
| 9912 format %{ "LDX [$poll],R_G0\t! Safepoint: poll for GC" %} | |
| 9913 #else | |
| 9914 format %{ "LDUW [$poll],R_G0\t! Safepoint: poll for GC" %} | |
| 9915 #endif | |
| 9916 ins_encode %{ | |
| 9917 __ relocate(relocInfo::poll_type); | |
| 9918 __ ld_ptr($poll$$Register, 0, G0); | |
| 9919 %} | |
| 9920 ins_pipe(loadPollP); | |
| 9921 %} | |
| 9922 | |
| 9923 // ============================================================================ | |
| 9924 // Call Instructions | |
| 9925 // Call Java Static Instruction | |
| 9926 instruct CallStaticJavaDirect( method meth ) %{ | |
| 9927 match(CallStaticJava); | |
| 1567 | 9928 predicate(! ((CallStaticJavaNode*)n)->is_method_handle_invoke()); |
| 0 | 9929 effect(USE meth); |
| 9930 | |
| 9931 size(8); | |
| 9932 ins_cost(CALL_COST); | |
| 9933 format %{ "CALL,static ; NOP ==> " %} | |
| 9934 ins_encode( Java_Static_Call( meth ), call_epilog ); | |
| 9935 ins_pipe(simple_call); | |
| 9936 %} | |
| 9937 | |
| 1567 | 9938 // Call Java Static Instruction (method handle version) |
| 9939 instruct CallStaticJavaHandle(method meth, l7RegP l7_mh_SP_save) %{ | |
| 9940 match(CallStaticJava); | |
| 9941 predicate(((CallStaticJavaNode*)n)->is_method_handle_invoke()); | |
| 9942 effect(USE meth, KILL l7_mh_SP_save); | |
| 9943 | |
|
3856
bd87c0dcaba5
7079769: JSR 292: incorrect size() for CallStaticJavaHandle on sparc
twisti
parents:
3854
diff
changeset
|
9944 size(16); |
| 1567 | 9945 ins_cost(CALL_COST); |
| 9946 format %{ "CALL,static/MethodHandle" %} | |
| 9947 ins_encode(preserve_SP, Java_Static_Call(meth), restore_SP, call_epilog); | |
| 9948 ins_pipe(simple_call); | |
| 9949 %} | |
| 9950 | |
| 0 | 9951 // Call Java Dynamic Instruction |
| 9952 instruct CallDynamicJavaDirect( method meth ) %{ | |
| 9953 match(CallDynamicJava); | |
| 9954 effect(USE meth); | |
| 9955 | |
| 9956 ins_cost(CALL_COST); | |
| 9957 format %{ "SET (empty),R_G5\n\t" | |
| 9958 "CALL,dynamic ; NOP ==> " %} | |
| 9959 ins_encode( Java_Dynamic_Call( meth ), call_epilog ); | |
| 9960 ins_pipe(call); | |
| 9961 %} | |
| 9962 | |
| 9963 // Call Runtime Instruction | |
| 9964 instruct CallRuntimeDirect(method meth, l7RegP l7) %{ | |
| 9965 match(CallRuntime); | |
| 9966 effect(USE meth, KILL l7); | |
| 9967 ins_cost(CALL_COST); | |
| 9968 format %{ "CALL,runtime" %} | |
| 9969 ins_encode( Java_To_Runtime( meth ), | |
| 9970 call_epilog, adjust_long_from_native_call ); | |
| 9971 ins_pipe(simple_call); | |
| 9972 %} | |
| 9973 | |
| 9974 // Call runtime without safepoint - same as CallRuntime | |
| 9975 instruct CallLeafDirect(method meth, l7RegP l7) %{ | |
| 9976 match(CallLeaf); | |
| 9977 effect(USE meth, KILL l7); | |
| 9978 ins_cost(CALL_COST); | |
| 9979 format %{ "CALL,runtime leaf" %} | |
| 9980 ins_encode( Java_To_Runtime( meth ), | |
| 9981 call_epilog, | |
| 9982 adjust_long_from_native_call ); | |
| 9983 ins_pipe(simple_call); | |
| 9984 %} | |
| 9985 | |
| 9986 // Call runtime without safepoint - same as CallLeaf | |
| 9987 instruct CallLeafNoFPDirect(method meth, l7RegP l7) %{ | |
| 9988 match(CallLeafNoFP); | |
| 9989 effect(USE meth, KILL l7); | |
| 9990 ins_cost(CALL_COST); | |
| 9991 format %{ "CALL,runtime leaf nofp" %} | |
| 9992 ins_encode( Java_To_Runtime( meth ), | |
| 9993 call_epilog, | |
| 9994 adjust_long_from_native_call ); | |
| 9995 ins_pipe(simple_call); | |
| 9996 %} | |
| 9997 | |
| 9998 // Tail Call; Jump from runtime stub to Java code. | |
| 9999 // Also known as an 'interprocedural jump'. | |
| 10000 // Target of jump will eventually return to caller. | |
| 10001 // TailJump below removes the return address. | |
| 10002 instruct TailCalljmpInd(g3RegP jump_target, inline_cache_regP method_oop) %{ | |
| 10003 match(TailCall jump_target method_oop ); | |
| 10004 | |
| 10005 ins_cost(CALL_COST); | |
| 10006 format %{ "Jmp $jump_target ; NOP \t! $method_oop holds method oop" %} | |
| 10007 ins_encode(form_jmpl(jump_target)); | |
| 10008 ins_pipe(tail_call); | |
| 10009 %} | |
| 10010 | |
| 10011 | |
| 10012 // Return Instruction | |
| 10013 instruct Ret() %{ | |
| 10014 match(Return); | |
| 10015 | |
| 10016 // The epilogue node did the ret already. | |
| 10017 size(0); | |
| 10018 format %{ "! return" %} | |
| 10019 ins_encode(); | |
| 10020 ins_pipe(empty); | |
| 10021 %} | |
| 10022 | |
| 10023 | |
| 10024 // Tail Jump; remove the return address; jump to target. | |
| 10025 // TailCall above leaves the return address around. | |
| 10026 // TailJump is used in only one place, the rethrow_Java stub (fancy_jump=2). | |
| 10027 // ex_oop (Exception Oop) is needed in %o0 at the jump. As there would be a | |
| 10028 // "restore" before this instruction (in Epilogue), we need to materialize it | |
| 10029 // in %i0. | |
| 10030 instruct tailjmpInd(g1RegP jump_target, i0RegP ex_oop) %{ | |
| 10031 match( TailJump jump_target ex_oop ); | |
| 10032 ins_cost(CALL_COST); | |
| 10033 format %{ "! discard R_O7\n\t" | |
| 10034 "Jmp $jump_target ; ADD O7,8,O1 \t! $ex_oop holds exc. oop" %} | |
| 10035 ins_encode(form_jmpl_set_exception_pc(jump_target)); | |
| 10036 // opcode(Assembler::jmpl_op3, Assembler::arith_op); | |
| 10037 // The hack duplicates the exception oop into G3, so that CreateEx can use it there. | |
| 10038 // ins_encode( form3_rs1_simm13_rd( jump_target, 0x00, R_G0 ), move_return_pc_to_o1() ); | |
| 10039 ins_pipe(tail_call); | |
| 10040 %} | |
| 10041 | |
| 10042 // Create exception oop: created by stack-crawling runtime code. | |
| 10043 // Created exception is now available to this handler, and is setup | |
| 10044 // just prior to jumping to this handler. No code emitted. | |
| 10045 instruct CreateException( o0RegP ex_oop ) | |
| 10046 %{ | |
| 10047 match(Set ex_oop (CreateEx)); | |
| 10048 ins_cost(0); | |
| 10049 | |
| 10050 size(0); | |
| 10051 // use the following format syntax | |
| 10052 format %{ "! exception oop is in R_O0; no code emitted" %} | |
| 10053 ins_encode(); | |
| 10054 ins_pipe(empty); | |
| 10055 %} | |
| 10056 | |
| 10057 | |
| 10058 // Rethrow exception: | |
| 10059 // The exception oop will come in the first argument position. | |
| 10060 // Then JUMP (not call) to the rethrow stub code. | |
| 10061 instruct RethrowException() | |
| 10062 %{ | |
| 10063 match(Rethrow); | |
| 10064 ins_cost(CALL_COST); | |
| 10065 | |
| 10066 // use the following format syntax | |
| 10067 format %{ "Jmp rethrow_stub" %} | |
| 10068 ins_encode(enc_rethrow); | |
| 10069 ins_pipe(tail_call); | |
| 10070 %} | |
| 10071 | |
| 10072 | |
| 10073 // Die now | |
| 10074 instruct ShouldNotReachHere( ) | |
| 10075 %{ | |
| 10076 match(Halt); | |
| 10077 ins_cost(CALL_COST); | |
| 10078 | |
| 10079 size(4); | |
| 10080 // Use the following format syntax | |
| 10081 format %{ "ILLTRAP ; ShouldNotReachHere" %} | |
| 10082 ins_encode( form2_illtrap() ); | |
| 10083 ins_pipe(tail_call); | |
| 10084 %} | |
| 10085 | |
| 10086 // ============================================================================ | |
| 10087 // The 2nd slow-half of a subtype check. Scan the subklass's 2ndary superklass | |
| 10088 // array for an instance of the superklass. Set a hidden internal cache on a | |
| 10089 // hit (cache is checked with exposed code in gen_subtype_check()). Return | |
| 10090 // not zero for a miss or zero for a hit. The encoding ALSO sets flags. | |
| 10091 instruct partialSubtypeCheck( o0RegP index, o1RegP sub, o2RegP super, flagsRegP pcc, o7RegP o7 ) %{ | |
| 10092 match(Set index (PartialSubtypeCheck sub super)); | |
| 10093 effect( KILL pcc, KILL o7 ); | |
| 10094 ins_cost(DEFAULT_COST*10); | |
| 10095 format %{ "CALL PartialSubtypeCheck\n\tNOP" %} | |
| 10096 ins_encode( enc_PartialSubtypeCheck() ); | |
| 10097 ins_pipe(partial_subtype_check_pipe); | |
| 10098 %} | |
| 10099 | |
| 10100 instruct partialSubtypeCheck_vs_zero( flagsRegP pcc, o1RegP sub, o2RegP super, immP0 zero, o0RegP idx, o7RegP o7 ) %{ | |
| 10101 match(Set pcc (CmpP (PartialSubtypeCheck sub super) zero)); | |
| 10102 effect( KILL idx, KILL o7 ); | |
| 10103 ins_cost(DEFAULT_COST*10); | |
| 10104 format %{ "CALL PartialSubtypeCheck\n\tNOP\t# (sets condition codes)" %} | |
| 10105 ins_encode( enc_PartialSubtypeCheck() ); | |
| 10106 ins_pipe(partial_subtype_check_pipe); | |
| 10107 %} | |
| 10108 | |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
81
diff
changeset
|
10109 |
| 0 | 10110 // ============================================================================ |
| 10111 // inlined locking and unlocking | |
| 10112 | |
| 4777 | 10113 instruct cmpFastLock(flagsRegP pcc, iRegP object, o1RegP box, iRegP scratch2, o7RegP scratch ) %{ |
| 0 | 10114 match(Set pcc (FastLock object box)); |
| 10115 | |
| 4777 | 10116 effect(TEMP scratch2, USE_KILL box, KILL scratch); |
| 0 | 10117 ins_cost(100); |
| 10118 | |
| 4777 | 10119 format %{ "FASTLOCK $object,$box\t! kills $box,$scratch,$scratch2" %} |
| 0 | 10120 ins_encode( Fast_Lock(object, box, scratch, scratch2) ); |
| 10121 ins_pipe(long_memory_op); | |
| 10122 %} | |
| 10123 | |
| 10124 | |
| 4777 | 10125 instruct cmpFastUnlock(flagsRegP pcc, iRegP object, o1RegP box, iRegP scratch2, o7RegP scratch ) %{ |
| 0 | 10126 match(Set pcc (FastUnlock object box)); |
| 4777 | 10127 effect(TEMP scratch2, USE_KILL box, KILL scratch); |
| 0 | 10128 ins_cost(100); |
| 10129 | |
| 4777 | 10130 format %{ "FASTUNLOCK $object,$box\t! kills $box,$scratch,$scratch2" %} |
| 0 | 10131 ins_encode( Fast_Unlock(object, box, scratch, scratch2) ); |
| 10132 ins_pipe(long_memory_op); | |
| 10133 %} | |
| 10134 | |
| 3892 | 10135 // The encodings are generic. |
| 0 | 10136 instruct clear_array(iRegX cnt, iRegP base, iRegX temp, Universe dummy, flagsReg ccr) %{ |
| 3892 | 10137 predicate(!use_block_zeroing(n->in(2)) ); |
| 0 | 10138 match(Set dummy (ClearArray cnt base)); |
| 10139 effect(TEMP temp, KILL ccr); | |
| 10140 ins_cost(300); | |
| 10141 format %{ "MOV $cnt,$temp\n" | |
| 10142 "loop: SUBcc $temp,8,$temp\t! Count down a dword of bytes\n" | |
| 10143 " BRge loop\t\t! Clearing loop\n" | |
| 10144 " STX G0,[$base+$temp]\t! delay slot" %} | |
| 3892 | 10145 |
| 10146 ins_encode %{ | |
| 10147 // Compiler ensures base is doubleword aligned and cnt is count of doublewords | |
| 10148 Register nof_bytes_arg = $cnt$$Register; | |
| 10149 Register nof_bytes_tmp = $temp$$Register; | |
| 10150 Register base_pointer_arg = $base$$Register; | |
| 10151 | |
| 10152 Label loop; | |
| 10153 __ mov(nof_bytes_arg, nof_bytes_tmp); | |
| 10154 | |
| 10155 // Loop and clear, walking backwards through the array. | |
| 10156 // nof_bytes_tmp (if >0) is always the number of bytes to zero | |
| 10157 __ bind(loop); | |
| 10158 __ deccc(nof_bytes_tmp, 8); | |
| 10159 __ br(Assembler::greaterEqual, true, Assembler::pt, loop); | |
| 10160 __ delayed()-> stx(G0, base_pointer_arg, nof_bytes_tmp); | |
| 10161 // %%%% this mini-loop must not cross a cache boundary! | |
| 10162 %} | |
| 10163 ins_pipe(long_memory_op); | |
| 10164 %} | |
| 10165 | |
| 10166 instruct clear_array_bis(g1RegX cnt, o0RegP base, Universe dummy, flagsReg ccr) %{ | |
| 10167 predicate(use_block_zeroing(n->in(2))); | |
| 10168 match(Set dummy (ClearArray cnt base)); | |
| 10169 effect(USE_KILL cnt, USE_KILL base, KILL ccr); | |
| 10170 ins_cost(300); | |
| 10171 format %{ "CLEAR [$base, $cnt]\t! ClearArray" %} | |
| 10172 | |
| 10173 ins_encode %{ | |
| 10174 | |
| 10175 assert(MinObjAlignmentInBytes >= BytesPerLong, "need alternate implementation"); | |
| 10176 Register to = $base$$Register; | |
| 10177 Register count = $cnt$$Register; | |
| 10178 | |
| 10179 Label Ldone; | |
| 10180 __ nop(); // Separate short branches | |
| 10181 // Use BIS for zeroing (temp is not used). | |
| 10182 __ bis_zeroing(to, count, G0, Ldone); | |
| 10183 __ bind(Ldone); | |
| 10184 | |
| 10185 %} | |
| 10186 ins_pipe(long_memory_op); | |
| 10187 %} | |
| 10188 | |
| 10189 instruct clear_array_bis_2(g1RegX cnt, o0RegP base, iRegX tmp, Universe dummy, flagsReg ccr) %{ | |
| 10190 predicate(use_block_zeroing(n->in(2)) && !Assembler::is_simm13((int)BlockZeroingLowLimit)); | |
| 10191 match(Set dummy (ClearArray cnt base)); | |
| 10192 effect(TEMP tmp, USE_KILL cnt, USE_KILL base, KILL ccr); | |
| 10193 ins_cost(300); | |
| 10194 format %{ "CLEAR [$base, $cnt]\t! ClearArray" %} | |
| 10195 | |
| 10196 ins_encode %{ | |
| 10197 | |
| 10198 assert(MinObjAlignmentInBytes >= BytesPerLong, "need alternate implementation"); | |
| 10199 Register to = $base$$Register; | |
| 10200 Register count = $cnt$$Register; | |
| 10201 Register temp = $tmp$$Register; | |
| 10202 | |
| 10203 Label Ldone; | |
| 10204 __ nop(); // Separate short branches | |
| 10205 // Use BIS for zeroing | |
| 10206 __ bis_zeroing(to, count, temp, Ldone); | |
| 10207 __ bind(Ldone); | |
| 10208 | |
| 10209 %} | |
| 0 | 10210 ins_pipe(long_memory_op); |
| 10211 %} | |
| 10212 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10213 instruct string_compare(o0RegP str1, o1RegP str2, g3RegI cnt1, g4RegI cnt2, notemp_iRegI result, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10214 o7RegI tmp, flagsReg ccr) %{ |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10215 match(Set result (StrComp (Binary str1 cnt1) (Binary str2 cnt2))); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10216 effect(USE_KILL str1, USE_KILL str2, USE_KILL cnt1, USE_KILL cnt2, KILL ccr, KILL tmp); |
| 0 | 10217 ins_cost(300); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10218 format %{ "String Compare $str1,$cnt1,$str2,$cnt2 -> $result // KILL $tmp" %} |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10219 ins_encode( enc_String_Compare(str1, str2, cnt1, cnt2, result) ); |
| 0 | 10220 ins_pipe(long_memory_op); |
| 10221 %} | |
| 10222 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10223 instruct string_equals(o0RegP str1, o1RegP str2, g3RegI cnt, notemp_iRegI result, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10224 o7RegI tmp, flagsReg ccr) %{ |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10225 match(Set result (StrEquals (Binary str1 str2) cnt)); |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10226 effect(USE_KILL str1, USE_KILL str2, USE_KILL cnt, KILL tmp, KILL ccr); |
| 681 | 10227 ins_cost(300); |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10228 format %{ "String Equals $str1,$str2,$cnt -> $result // KILL $tmp" %} |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10229 ins_encode( enc_String_Equals(str1, str2, cnt, result) ); |
| 681 | 10230 ins_pipe(long_memory_op); |
| 10231 %} | |
| 10232 | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10233 instruct array_equals(o0RegP ary1, o1RegP ary2, g3RegI tmp1, notemp_iRegI result, |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10234 o7RegI tmp2, flagsReg ccr) %{ |
| 681 | 10235 match(Set result (AryEq ary1 ary2)); |
| 10236 effect(USE_KILL ary1, USE_KILL ary2, KILL tmp1, KILL tmp2, KILL ccr); | |
| 10237 ins_cost(300); | |
|
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10238 format %{ "Array Equals $ary1,$ary2 -> $result // KILL $tmp1,$tmp2" %} |
|
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
951
diff
changeset
|
10239 ins_encode( enc_Array_Equals(ary1, ary2, tmp1, result)); |
| 681 | 10240 ins_pipe(long_memory_op); |
| 10241 %} | |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10242 |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10243 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10244 //---------- Zeros Count Instructions ------------------------------------------ |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10245 |
|
7426
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10246 instruct countLeadingZerosI(iRegIsafe dst, iRegI src, iRegI tmp, flagsReg cr) %{ |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10247 predicate(UsePopCountInstruction); // See Matcher::match_rule_supported |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10248 match(Set dst (CountLeadingZerosI src)); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10249 effect(TEMP dst, TEMP tmp, KILL cr); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10250 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10251 // x |= (x >> 1); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10252 // x |= (x >> 2); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10253 // x |= (x >> 4); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10254 // x |= (x >> 8); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10255 // x |= (x >> 16); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10256 // return (WORDBITS - popc(x)); |
|
1041
f875b4f472f7
6893554: SPECjvm2008 mpegaudio fails with SecurityException
twisti
parents:
1016
diff
changeset
|
10257 format %{ "SRL $src,1,$tmp\t! count leading zeros (int)\n\t" |
|
f875b4f472f7
6893554: SPECjvm2008 mpegaudio fails with SecurityException
twisti
parents:
1016
diff
changeset
|
10258 "SRL $src,0,$dst\t! 32-bit zero extend\n\t" |
|
f875b4f472f7
6893554: SPECjvm2008 mpegaudio fails with SecurityException
twisti
parents:
1016
diff
changeset
|
10259 "OR $dst,$tmp,$dst\n\t" |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10260 "SRL $dst,2,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10261 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10262 "SRL $dst,4,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10263 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10264 "SRL $dst,8,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10265 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10266 "SRL $dst,16,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10267 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10268 "POPC $dst,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10269 "MOV 32,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10270 "SUB $tmp,$dst,$dst" %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10271 ins_encode %{ |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10272 Register Rdst = $dst$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10273 Register Rsrc = $src$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10274 Register Rtmp = $tmp$$Register; |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10275 __ srl(Rsrc, 1, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10276 __ srl(Rsrc, 0, Rdst); |
|
1041
f875b4f472f7
6893554: SPECjvm2008 mpegaudio fails with SecurityException
twisti
parents:
1016
diff
changeset
|
10277 __ or3(Rdst, Rtmp, Rdst); |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10278 __ srl(Rdst, 2, Rtmp); |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10279 __ or3(Rdst, Rtmp, Rdst); |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10280 __ srl(Rdst, 4, Rtmp); |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10281 __ or3(Rdst, Rtmp, Rdst); |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10282 __ srl(Rdst, 8, Rtmp); |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10283 __ or3(Rdst, Rtmp, Rdst); |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10284 __ srl(Rdst, 16, Rtmp); |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10285 __ or3(Rdst, Rtmp, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10286 __ popc(Rdst, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10287 __ mov(BitsPerInt, Rtmp); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10288 __ sub(Rtmp, Rdst, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10289 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10290 ins_pipe(ialu_reg); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10291 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10292 |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10293 instruct countLeadingZerosL(iRegIsafe dst, iRegL src, iRegL tmp, flagsReg cr) %{ |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10294 predicate(UsePopCountInstruction); // See Matcher::match_rule_supported |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10295 match(Set dst (CountLeadingZerosL src)); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10296 effect(TEMP dst, TEMP tmp, KILL cr); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10297 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10298 // x |= (x >> 1); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10299 // x |= (x >> 2); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10300 // x |= (x >> 4); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10301 // x |= (x >> 8); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10302 // x |= (x >> 16); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10303 // x |= (x >> 32); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10304 // return (WORDBITS - popc(x)); |
|
1041
f875b4f472f7
6893554: SPECjvm2008 mpegaudio fails with SecurityException
twisti
parents:
1016
diff
changeset
|
10305 format %{ "SRLX $src,1,$tmp\t! count leading zeros (long)\n\t" |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10306 "OR $src,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10307 "SRLX $dst,2,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10308 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10309 "SRLX $dst,4,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10310 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10311 "SRLX $dst,8,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10312 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10313 "SRLX $dst,16,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10314 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10315 "SRLX $dst,32,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10316 "OR $dst,$tmp,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10317 "POPC $dst,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10318 "MOV 64,$tmp\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10319 "SUB $tmp,$dst,$dst" %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10320 ins_encode %{ |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10321 Register Rdst = $dst$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10322 Register Rsrc = $src$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10323 Register Rtmp = $tmp$$Register; |
|
1915
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10324 __ srlx(Rsrc, 1, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10325 __ or3( Rsrc, Rtmp, Rdst); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10326 __ srlx(Rdst, 2, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10327 __ or3( Rdst, Rtmp, Rdst); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10328 __ srlx(Rdst, 4, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10329 __ or3( Rdst, Rtmp, Rdst); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10330 __ srlx(Rdst, 8, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10331 __ or3( Rdst, Rtmp, Rdst); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10332 __ srlx(Rdst, 16, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10333 __ or3( Rdst, Rtmp, Rdst); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10334 __ srlx(Rdst, 32, Rtmp); |
|
885e464e1a40
6996240: The BitSet.length method sometimes returns an index+1 value less than that of the highest bit set.
twisti
parents:
1914
diff
changeset
|
10335 __ or3( Rdst, Rtmp, Rdst); |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10336 __ popc(Rdst, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10337 __ mov(BitsPerLong, Rtmp); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10338 __ sub(Rtmp, Rdst, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10339 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10340 ins_pipe(ialu_reg); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10341 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10342 |
|
7426
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10343 instruct countTrailingZerosI(iRegIsafe dst, iRegI src, flagsReg cr) %{ |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10344 predicate(UsePopCountInstruction); // See Matcher::match_rule_supported |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10345 match(Set dst (CountTrailingZerosI src)); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10346 effect(TEMP dst, KILL cr); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10347 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10348 // return popc(~x & (x - 1)); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10349 format %{ "SUB $src,1,$dst\t! count trailing zeros (int)\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10350 "ANDN $dst,$src,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10351 "SRL $dst,R_G0,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10352 "POPC $dst,$dst" %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10353 ins_encode %{ |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10354 Register Rdst = $dst$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10355 Register Rsrc = $src$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10356 __ sub(Rsrc, 1, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10357 __ andn(Rdst, Rsrc, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10358 __ srl(Rdst, G0, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10359 __ popc(Rdst, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10360 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10361 ins_pipe(ialu_reg); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10362 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10363 |
|
4003
4bac06a82bc3
7100757: The BitSet.nextSetBit() produces incorrect result in 32bit VM on Sparc
kvn
parents:
3898
diff
changeset
|
10364 instruct countTrailingZerosL(iRegIsafe dst, iRegL src, flagsReg cr) %{ |
|
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10365 predicate(UsePopCountInstruction); // See Matcher::match_rule_supported |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10366 match(Set dst (CountTrailingZerosL src)); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10367 effect(TEMP dst, KILL cr); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10368 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10369 // return popc(~x & (x - 1)); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10370 format %{ "SUB $src,1,$dst\t! count trailing zeros (long)\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10371 "ANDN $dst,$src,$dst\n\t" |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10372 "POPC $dst,$dst" %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10373 ins_encode %{ |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10374 Register Rdst = $dst$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10375 Register Rsrc = $src$$Register; |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10376 __ sub(Rsrc, 1, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10377 __ andn(Rdst, Rsrc, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10378 __ popc(Rdst, Rdst); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10379 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10380 ins_pipe(ialu_reg); |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10381 %} |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10382 |
|
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
732
diff
changeset
|
10383 |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10384 //---------- Population Count Instructions ------------------------------------- |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10385 |
|
7426
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10386 instruct popCountI(iRegIsafe dst, iRegI src) %{ |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10387 predicate(UsePopCountInstruction); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10388 match(Set dst (PopCountI src)); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10389 |
|
7426
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10390 format %{ "SRL $src, G0, $dst\t! clear upper word for 64 bit POPC\n\t" |
|
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10391 "POPC $dst, $dst" %} |
|
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10392 ins_encode %{ |
|
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10393 __ srl($src$$Register, G0, $dst$$Register); |
|
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10394 __ popc($dst$$Register, $dst$$Register); |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10395 %} |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10396 ins_pipe(ialu_reg); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10397 %} |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10398 |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10399 // Note: Long.bitCount(long) returns an int. |
|
7426
65c8342f726a
8005033: clear high word for integer pop count on SPARC
twisti
parents:
6849
diff
changeset
|
10400 instruct popCountL(iRegIsafe dst, iRegL src) %{ |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10401 predicate(UsePopCountInstruction); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10402 match(Set dst (PopCountL src)); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10403 |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10404 format %{ "POPC $src, $dst" %} |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10405 ins_encode %{ |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10406 __ popc($src$$Register, $dst$$Register); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10407 %} |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10408 ins_pipe(ialu_reg); |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10409 %} |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10410 |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
10411 |
| 0 | 10412 // ============================================================================ |
| 10413 //------------Bytes reverse-------------------------------------------------- | |
| 10414 | |
| 10415 instruct bytes_reverse_int(iRegI dst, stackSlotI src) %{ | |
| 10416 match(Set dst (ReverseBytesI src)); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10417 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10418 // Op cost is artificially doubled to make sure that load or store |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10419 // instructions are preferred over this one which requires a spill |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10420 // onto a stack slot. |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10421 ins_cost(2*DEFAULT_COST + MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10422 format %{ "LDUWA $src, $dst\t!asi=primary_little" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10423 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10424 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10425 __ set($src$$disp + STACK_BIAS, O7); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10426 __ lduwa($src$$base$$Register, O7, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10427 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10428 ins_pipe( iload_mem ); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10429 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10430 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10431 instruct bytes_reverse_long(iRegL dst, stackSlotL src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10432 match(Set dst (ReverseBytesL src)); |
| 0 | 10433 |
| 10434 // Op cost is artificially doubled to make sure that load or store | |
| 10435 // instructions are preferred over this one which requires a spill | |
| 10436 // onto a stack slot. | |
| 10437 ins_cost(2*DEFAULT_COST + MEMORY_REF_COST); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10438 format %{ "LDXA $src, $dst\t!asi=primary_little" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10439 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10440 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10441 __ set($src$$disp + STACK_BIAS, O7); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10442 __ ldxa($src$$base$$Register, O7, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10443 %} |
| 0 | 10444 ins_pipe( iload_mem ); |
| 10445 %} | |
| 10446 | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10447 instruct bytes_reverse_unsigned_short(iRegI dst, stackSlotI src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10448 match(Set dst (ReverseBytesUS src)); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10449 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10450 // Op cost is artificially doubled to make sure that load or store |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10451 // instructions are preferred over this one which requires a spill |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10452 // onto a stack slot. |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10453 ins_cost(2*DEFAULT_COST + MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10454 format %{ "LDUHA $src, $dst\t!asi=primary_little\n\t" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10455 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10456 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10457 // the value was spilled as an int so bias the load |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10458 __ set($src$$disp + STACK_BIAS + 2, O7); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10459 __ lduha($src$$base$$Register, O7, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10460 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10461 ins_pipe( iload_mem ); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10462 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10463 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10464 instruct bytes_reverse_short(iRegI dst, stackSlotI src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10465 match(Set dst (ReverseBytesS src)); |
| 0 | 10466 |
| 10467 // Op cost is artificially doubled to make sure that load or store | |
| 10468 // instructions are preferred over this one which requires a spill | |
| 10469 // onto a stack slot. | |
| 10470 ins_cost(2*DEFAULT_COST + MEMORY_REF_COST); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10471 format %{ "LDSHA $src, $dst\t!asi=primary_little\n\t" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10472 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10473 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10474 // the value was spilled as an int so bias the load |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10475 __ set($src$$disp + STACK_BIAS + 2, O7); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10476 __ ldsha($src$$base$$Register, O7, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10477 %} |
| 0 | 10478 ins_pipe( iload_mem ); |
| 10479 %} | |
| 10480 | |
| 10481 // Load Integer reversed byte order | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10482 instruct loadI_reversed(iRegI dst, indIndexMemory src) %{ |
| 0 | 10483 match(Set dst (ReverseBytesI (LoadI src))); |
| 10484 | |
| 10485 ins_cost(DEFAULT_COST + MEMORY_REF_COST); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10486 size(4); |
| 0 | 10487 format %{ "LDUWA $src, $dst\t!asi=primary_little" %} |
| 10488 | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10489 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10490 __ lduwa($src$$base$$Register, $src$$index$$Register, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10491 %} |
| 0 | 10492 ins_pipe(iload_mem); |
| 10493 %} | |
| 10494 | |
| 10495 // Load Long - aligned and reversed | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10496 instruct loadL_reversed(iRegL dst, indIndexMemory src) %{ |
| 0 | 10497 match(Set dst (ReverseBytesL (LoadL src))); |
| 10498 | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10499 ins_cost(MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10500 size(4); |
| 0 | 10501 format %{ "LDXA $src, $dst\t!asi=primary_little" %} |
| 10502 | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10503 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10504 __ ldxa($src$$base$$Register, $src$$index$$Register, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10505 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10506 ins_pipe(iload_mem); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10507 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10508 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10509 // Load unsigned short / char reversed byte order |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10510 instruct loadUS_reversed(iRegI dst, indIndexMemory src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10511 match(Set dst (ReverseBytesUS (LoadUS src))); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10512 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10513 ins_cost(MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10514 size(4); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10515 format %{ "LDUHA $src, $dst\t!asi=primary_little" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10516 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10517 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10518 __ lduha($src$$base$$Register, $src$$index$$Register, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10519 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10520 ins_pipe(iload_mem); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10521 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10522 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10523 // Load short reversed byte order |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10524 instruct loadS_reversed(iRegI dst, indIndexMemory src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10525 match(Set dst (ReverseBytesS (LoadS src))); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10526 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10527 ins_cost(MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10528 size(4); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10529 format %{ "LDSHA $src, $dst\t!asi=primary_little" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10530 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10531 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10532 __ ldsha($src$$base$$Register, $src$$index$$Register, Assembler::ASI_PRIMARY_LITTLE, $dst$$Register); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10533 %} |
| 0 | 10534 ins_pipe(iload_mem); |
| 10535 %} | |
| 10536 | |
| 10537 // Store Integer reversed byte order | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10538 instruct storeI_reversed(indIndexMemory dst, iRegI src) %{ |
| 0 | 10539 match(Set dst (StoreI dst (ReverseBytesI src))); |
| 10540 | |
| 10541 ins_cost(MEMORY_REF_COST); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10542 size(4); |
| 0 | 10543 format %{ "STWA $src, $dst\t!asi=primary_little" %} |
| 10544 | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10545 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10546 __ stwa($src$$Register, $dst$$base$$Register, $dst$$index$$Register, Assembler::ASI_PRIMARY_LITTLE); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10547 %} |
| 0 | 10548 ins_pipe(istore_mem_reg); |
| 10549 %} | |
| 10550 | |
| 10551 // Store Long reversed byte order | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10552 instruct storeL_reversed(indIndexMemory dst, iRegL src) %{ |
| 0 | 10553 match(Set dst (StoreL dst (ReverseBytesL src))); |
| 10554 | |
| 10555 ins_cost(MEMORY_REF_COST); | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10556 size(4); |
| 0 | 10557 format %{ "STXA $src, $dst\t!asi=primary_little" %} |
| 10558 | |
|
1396
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10559 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10560 __ stxa($src$$Register, $dst$$base$$Register, $dst$$index$$Register, Assembler::ASI_PRIMARY_LITTLE); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10561 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10562 ins_pipe(istore_mem_reg); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10563 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10564 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10565 // Store unsighed short/char reversed byte order |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10566 instruct storeUS_reversed(indIndexMemory dst, iRegI src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10567 match(Set dst (StoreC dst (ReverseBytesUS src))); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10568 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10569 ins_cost(MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10570 size(4); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10571 format %{ "STHA $src, $dst\t!asi=primary_little" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10572 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10573 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10574 __ stha($src$$Register, $dst$$base$$Register, $dst$$index$$Register, Assembler::ASI_PRIMARY_LITTLE); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10575 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10576 ins_pipe(istore_mem_reg); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10577 %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10578 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10579 // Store short reversed byte order |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10580 instruct storeS_reversed(indIndexMemory dst, iRegI src) %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10581 match(Set dst (StoreC dst (ReverseBytesS src))); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10582 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10583 ins_cost(MEMORY_REF_COST); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10584 size(4); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10585 format %{ "STHA $src, $dst\t!asi=primary_little" %} |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10586 |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10587 ins_encode %{ |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10588 __ stha($src$$Register, $dst$$base$$Register, $dst$$index$$Register, Assembler::ASI_PRIMARY_LITTLE); |
|
d7f654633cfe
6946040: add intrinsic for short and char reverseBytes
never
parents:
1367
diff
changeset
|
10589 %} |
| 0 | 10590 ins_pipe(istore_mem_reg); |
| 10591 %} | |
| 10592 | |
|
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10593 // ====================VECTOR INSTRUCTIONS===================================== |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10594 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10595 // Load Aligned Packed values into a Double Register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10596 instruct loadV8(regD dst, memory mem) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10597 predicate(n->as_LoadVector()->memory_size() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10598 match(Set dst (LoadVector mem)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10599 ins_cost(MEMORY_REF_COST); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10600 size(4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10601 format %{ "LDDF $mem,$dst\t! load vector (8 bytes)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10602 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10603 __ ldf(FloatRegisterImpl::D, $mem$$Address, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10604 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10605 ins_pipe(floadD_mem); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10606 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10607 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10608 // Store Vector in Double register to memory |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10609 instruct storeV8(memory mem, regD src) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10610 predicate(n->as_StoreVector()->memory_size() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10611 match(Set mem (StoreVector mem src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10612 ins_cost(MEMORY_REF_COST); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10613 size(4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10614 format %{ "STDF $src,$mem\t! store vector (8 bytes)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10615 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10616 __ stf(FloatRegisterImpl::D, as_DoubleFloatRegister($src$$reg), $mem$$Address); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10617 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10618 ins_pipe(fstoreD_mem_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10619 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10620 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10621 // Store Zero into vector in memory |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10622 instruct storeV8B_zero(memory mem, immI0 zero) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10623 predicate(n->as_StoreVector()->memory_size() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10624 match(Set mem (StoreVector mem (ReplicateB zero))); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10625 ins_cost(MEMORY_REF_COST); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10626 size(4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10627 format %{ "STX $zero,$mem\t! store zero vector (8 bytes)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10628 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10629 __ stx(G0, $mem$$Address); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10630 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10631 ins_pipe(fstoreD_mem_zero); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10632 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10633 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10634 instruct storeV4S_zero(memory mem, immI0 zero) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10635 predicate(n->as_StoreVector()->memory_size() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10636 match(Set mem (StoreVector mem (ReplicateS zero))); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10637 ins_cost(MEMORY_REF_COST); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10638 size(4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10639 format %{ "STX $zero,$mem\t! store zero vector (4 shorts)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10640 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10641 __ stx(G0, $mem$$Address); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10642 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10643 ins_pipe(fstoreD_mem_zero); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10644 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10645 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10646 instruct storeV2I_zero(memory mem, immI0 zero) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10647 predicate(n->as_StoreVector()->memory_size() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10648 match(Set mem (StoreVector mem (ReplicateI zero))); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10649 ins_cost(MEMORY_REF_COST); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10650 size(4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10651 format %{ "STX $zero,$mem\t! store zero vector (2 ints)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10652 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10653 __ stx(G0, $mem$$Address); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10654 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10655 ins_pipe(fstoreD_mem_zero); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10656 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10657 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10658 instruct storeV2F_zero(memory mem, immF0 zero) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10659 predicate(n->as_StoreVector()->memory_size() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10660 match(Set mem (StoreVector mem (ReplicateF zero))); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10661 ins_cost(MEMORY_REF_COST); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10662 size(4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10663 format %{ "STX $zero,$mem\t! store zero vector (2 floats)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10664 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10665 __ stx(G0, $mem$$Address); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10666 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10667 ins_pipe(fstoreD_mem_zero); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10668 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10669 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10670 // Replicate scalar to packed byte values into Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10671 instruct Repl8B_reg(regD dst, iRegI src, iRegL tmp, o7RegL tmp2) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10672 predicate(n->as_Vector()->length() == 8 && UseVIS >= 3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10673 match(Set dst (ReplicateB src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10674 effect(DEF dst, USE src, TEMP tmp, KILL tmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10675 format %{ "SLLX $src,56,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10676 "SRLX $tmp, 8,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10677 "OR $tmp,$tmp2,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10678 "SRLX $tmp,16,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10679 "OR $tmp,$tmp2,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10680 "SRLX $tmp,32,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10681 "OR $tmp,$tmp2,$tmp\t! replicate8B\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10682 "MOVXTOD $tmp,$dst\t! MoveL2D" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10683 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10684 Register Rsrc = $src$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10685 Register Rtmp = $tmp$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10686 Register Rtmp2 = $tmp2$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10687 __ sllx(Rsrc, 56, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10688 __ srlx(Rtmp, 8, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10689 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10690 __ srlx(Rtmp, 16, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10691 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10692 __ srlx(Rtmp, 32, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10693 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10694 __ movxtod(Rtmp, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10695 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10696 ins_pipe(ialu_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10697 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10698 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10699 // Replicate scalar to packed byte values into Double stack |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10700 instruct Repl8B_stk(stackSlotD dst, iRegI src, iRegL tmp, o7RegL tmp2) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10701 predicate(n->as_Vector()->length() == 8 && UseVIS < 3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10702 match(Set dst (ReplicateB src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10703 effect(DEF dst, USE src, TEMP tmp, KILL tmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10704 format %{ "SLLX $src,56,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10705 "SRLX $tmp, 8,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10706 "OR $tmp,$tmp2,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10707 "SRLX $tmp,16,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10708 "OR $tmp,$tmp2,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10709 "SRLX $tmp,32,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10710 "OR $tmp,$tmp2,$tmp\t! replicate8B\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10711 "STX $tmp,$dst\t! regL to stkD" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10712 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10713 Register Rsrc = $src$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10714 Register Rtmp = $tmp$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10715 Register Rtmp2 = $tmp2$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10716 __ sllx(Rsrc, 56, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10717 __ srlx(Rtmp, 8, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10718 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10719 __ srlx(Rtmp, 16, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10720 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10721 __ srlx(Rtmp, 32, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10722 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10723 __ set ($dst$$disp + STACK_BIAS, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10724 __ stx (Rtmp, Rtmp2, $dst$$base$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10725 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10726 ins_pipe(ialu_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10727 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10728 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10729 // Replicate scalar constant to packed byte values in Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10730 instruct Repl8B_immI(regD dst, immI13 con, o7RegI tmp) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10731 predicate(n->as_Vector()->length() == 8); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10732 match(Set dst (ReplicateB con)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10733 effect(KILL tmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10734 format %{ "LDDF [$constanttablebase + $constantoffset],$dst\t! load from constant table: Repl8B($con)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10735 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10736 // XXX This is a quick fix for 6833573. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10737 //__ ldf(FloatRegisterImpl::D, $constanttablebase, $constantoffset(replicate_immI($con$$constant, 8, 1)), $dst$$FloatRegister); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10738 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset(replicate_immI($con$$constant, 8, 1)), $tmp$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10739 __ ldf(FloatRegisterImpl::D, $constanttablebase, con_offset, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10740 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10741 ins_pipe(loadConFD); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10742 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10743 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10744 // Replicate scalar to packed char/short values into Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10745 instruct Repl4S_reg(regD dst, iRegI src, iRegL tmp, o7RegL tmp2) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10746 predicate(n->as_Vector()->length() == 4 && UseVIS >= 3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10747 match(Set dst (ReplicateS src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10748 effect(DEF dst, USE src, TEMP tmp, KILL tmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10749 format %{ "SLLX $src,48,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10750 "SRLX $tmp,16,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10751 "OR $tmp,$tmp2,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10752 "SRLX $tmp,32,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10753 "OR $tmp,$tmp2,$tmp\t! replicate4S\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10754 "MOVXTOD $tmp,$dst\t! MoveL2D" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10755 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10756 Register Rsrc = $src$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10757 Register Rtmp = $tmp$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10758 Register Rtmp2 = $tmp2$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10759 __ sllx(Rsrc, 48, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10760 __ srlx(Rtmp, 16, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10761 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10762 __ srlx(Rtmp, 32, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10763 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10764 __ movxtod(Rtmp, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10765 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10766 ins_pipe(ialu_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10767 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10768 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10769 // Replicate scalar to packed char/short values into Double stack |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10770 instruct Repl4S_stk(stackSlotD dst, iRegI src, iRegL tmp, o7RegL tmp2) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10771 predicate(n->as_Vector()->length() == 4 && UseVIS < 3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10772 match(Set dst (ReplicateS src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10773 effect(DEF dst, USE src, TEMP tmp, KILL tmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10774 format %{ "SLLX $src,48,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10775 "SRLX $tmp,16,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10776 "OR $tmp,$tmp2,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10777 "SRLX $tmp,32,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10778 "OR $tmp,$tmp2,$tmp\t! replicate4S\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10779 "STX $tmp,$dst\t! regL to stkD" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10780 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10781 Register Rsrc = $src$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10782 Register Rtmp = $tmp$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10783 Register Rtmp2 = $tmp2$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10784 __ sllx(Rsrc, 48, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10785 __ srlx(Rtmp, 16, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10786 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10787 __ srlx(Rtmp, 32, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10788 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10789 __ set ($dst$$disp + STACK_BIAS, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10790 __ stx (Rtmp, Rtmp2, $dst$$base$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10791 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10792 ins_pipe(ialu_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10793 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10794 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10795 // Replicate scalar constant to packed char/short values in Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10796 instruct Repl4S_immI(regD dst, immI con, o7RegI tmp) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10797 predicate(n->as_Vector()->length() == 4); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10798 match(Set dst (ReplicateS con)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10799 effect(KILL tmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10800 format %{ "LDDF [$constanttablebase + $constantoffset],$dst\t! load from constant table: Repl4S($con)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10801 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10802 // XXX This is a quick fix for 6833573. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10803 //__ ldf(FloatRegisterImpl::D, $constanttablebase, $constantoffset(replicate_immI($con$$constant, 4, 2)), $dst$$FloatRegister); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10804 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset(replicate_immI($con$$constant, 4, 2)), $tmp$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10805 __ ldf(FloatRegisterImpl::D, $constanttablebase, con_offset, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10806 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10807 ins_pipe(loadConFD); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10808 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10809 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10810 // Replicate scalar to packed int values into Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10811 instruct Repl2I_reg(regD dst, iRegI src, iRegL tmp, o7RegL tmp2) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10812 predicate(n->as_Vector()->length() == 2 && UseVIS >= 3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10813 match(Set dst (ReplicateI src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10814 effect(DEF dst, USE src, TEMP tmp, KILL tmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10815 format %{ "SLLX $src,32,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10816 "SRLX $tmp,32,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10817 "OR $tmp,$tmp2,$tmp\t! replicate2I\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10818 "MOVXTOD $tmp,$dst\t! MoveL2D" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10819 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10820 Register Rsrc = $src$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10821 Register Rtmp = $tmp$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10822 Register Rtmp2 = $tmp2$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10823 __ sllx(Rsrc, 32, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10824 __ srlx(Rtmp, 32, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10825 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10826 __ movxtod(Rtmp, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10827 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10828 ins_pipe(ialu_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10829 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10830 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10831 // Replicate scalar to packed int values into Double stack |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10832 instruct Repl2I_stk(stackSlotD dst, iRegI src, iRegL tmp, o7RegL tmp2) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10833 predicate(n->as_Vector()->length() == 2 && UseVIS < 3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10834 match(Set dst (ReplicateI src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10835 effect(DEF dst, USE src, TEMP tmp, KILL tmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10836 format %{ "SLLX $src,32,$tmp\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10837 "SRLX $tmp,32,$tmp2\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10838 "OR $tmp,$tmp2,$tmp\t! replicate2I\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10839 "STX $tmp,$dst\t! regL to stkD" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10840 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10841 Register Rsrc = $src$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10842 Register Rtmp = $tmp$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10843 Register Rtmp2 = $tmp2$$Register; |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10844 __ sllx(Rsrc, 32, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10845 __ srlx(Rtmp, 32, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10846 __ or3 (Rtmp, Rtmp2, Rtmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10847 __ set ($dst$$disp + STACK_BIAS, Rtmp2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10848 __ stx (Rtmp, Rtmp2, $dst$$base$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10849 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10850 ins_pipe(ialu_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10851 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10852 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10853 // Replicate scalar zero constant to packed int values in Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10854 instruct Repl2I_immI(regD dst, immI con, o7RegI tmp) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10855 predicate(n->as_Vector()->length() == 2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10856 match(Set dst (ReplicateI con)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10857 effect(KILL tmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10858 format %{ "LDDF [$constanttablebase + $constantoffset],$dst\t! load from constant table: Repl2I($con)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10859 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10860 // XXX This is a quick fix for 6833573. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10861 //__ ldf(FloatRegisterImpl::D, $constanttablebase, $constantoffset(replicate_immI($con$$constant, 2, 4)), $dst$$FloatRegister); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10862 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset(replicate_immI($con$$constant, 2, 4)), $tmp$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10863 __ ldf(FloatRegisterImpl::D, $constanttablebase, con_offset, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10864 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10865 ins_pipe(loadConFD); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10866 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10867 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10868 // Replicate scalar to packed float values into Double stack |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10869 instruct Repl2F_stk(stackSlotD dst, regF src) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10870 predicate(n->as_Vector()->length() == 2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10871 match(Set dst (ReplicateF src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10872 ins_cost(MEMORY_REF_COST*2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10873 format %{ "STF $src,$dst.hi\t! packed2F\n\t" |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10874 "STF $src,$dst.lo" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10875 opcode(Assembler::stf_op3); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10876 ins_encode(simple_form3_mem_reg(dst, src), form3_mem_plus_4_reg(dst, src)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10877 ins_pipe(fstoreF_stk_reg); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10878 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10879 |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10880 // Replicate scalar zero constant to packed float values in Double register |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10881 instruct Repl2F_immF(regD dst, immF con, o7RegI tmp) %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10882 predicate(n->as_Vector()->length() == 2); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10883 match(Set dst (ReplicateF con)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10884 effect(KILL tmp); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10885 format %{ "LDDF [$constanttablebase + $constantoffset],$dst\t! load from constant table: Repl2F($con)" %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10886 ins_encode %{ |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10887 // XXX This is a quick fix for 6833573. |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10888 //__ ldf(FloatRegisterImpl::D, $constanttablebase, $constantoffset(replicate_immF($con$$constant)), $dst$$FloatRegister); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10889 RegisterOrConstant con_offset = __ ensure_simm13_or_reg($constantoffset(replicate_immF($con$$constant)), $tmp$$Register); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10890 __ ldf(FloatRegisterImpl::D, $constanttablebase, con_offset, as_DoubleFloatRegister($dst$$reg)); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10891 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10892 ins_pipe(loadConFD); |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10893 %} |
|
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
6143
diff
changeset
|
10894 |
| 0 | 10895 //----------PEEPHOLE RULES----------------------------------------------------- |
| 10896 // These must follow all instruction definitions as they use the names | |
| 10897 // defined in the instructions definitions. | |
| 10898 // | |
| 605 | 10899 // peepmatch ( root_instr_name [preceding_instruction]* ); |
| 0 | 10900 // |
| 10901 // peepconstraint %{ | |
| 10902 // (instruction_number.operand_name relational_op instruction_number.operand_name | |
| 10903 // [, ...] ); | |
| 10904 // // instruction numbers are zero-based using left to right order in peepmatch | |
| 10905 // | |
| 10906 // peepreplace ( instr_name ( [instruction_number.operand_name]* ) ); | |
| 10907 // // provide an instruction_number.operand_name for each operand that appears | |
| 10908 // // in the replacement instruction's match rule | |
| 10909 // | |
| 10910 // ---------VM FLAGS--------------------------------------------------------- | |
| 10911 // | |
| 10912 // All peephole optimizations can be turned off using -XX:-OptoPeephole | |
| 10913 // | |
| 10914 // Each peephole rule is given an identifying number starting with zero and | |
| 10915 // increasing by one in the order seen by the parser. An individual peephole | |
| 10916 // can be enabled, and all others disabled, by using -XX:OptoPeepholeAt=# | |
| 10917 // on the command-line. | |
| 10918 // | |
| 10919 // ---------CURRENT LIMITATIONS---------------------------------------------- | |
| 10920 // | |
| 10921 // Only match adjacent instructions in same basic block | |
| 10922 // Only equality constraints | |
| 10923 // Only constraints between operands, not (0.dest_reg == EAX_enc) | |
| 10924 // Only one replacement instruction | |
| 10925 // | |
| 10926 // ---------EXAMPLE---------------------------------------------------------- | |
| 10927 // | |
| 10928 // // pertinent parts of existing instructions in architecture description | |
| 10929 // instruct movI(eRegI dst, eRegI src) %{ | |
| 10930 // match(Set dst (CopyI src)); | |
| 10931 // %} | |
| 10932 // | |
| 10933 // instruct incI_eReg(eRegI dst, immI1 src, eFlagsReg cr) %{ | |
| 10934 // match(Set dst (AddI dst src)); | |
| 10935 // effect(KILL cr); | |
| 10936 // %} | |
| 10937 // | |
| 10938 // // Change (inc mov) to lea | |
| 10939 // peephole %{ | |
| 10940 // // increment preceeded by register-register move | |
| 10941 // peepmatch ( incI_eReg movI ); | |
| 10942 // // require that the destination register of the increment | |
| 10943 // // match the destination register of the move | |
| 10944 // peepconstraint ( 0.dst == 1.dst ); | |
| 10945 // // construct a replacement instruction that sets | |
| 10946 // // the destination to ( move's source register + one ) | |
| 10947 // peepreplace ( incI_eReg_immI1( 0.dst 1.src 0.src ) ); | |
| 10948 // %} | |
| 10949 // | |
| 10950 | |
| 10951 // // Change load of spilled value to only a spill | |
| 10952 // instruct storeI(memory mem, eRegI src) %{ | |
| 10953 // match(Set mem (StoreI mem src)); | |
| 10954 // %} | |
| 10955 // | |
| 10956 // instruct loadI(eRegI dst, memory mem) %{ | |
| 10957 // match(Set dst (LoadI mem)); | |
| 10958 // %} | |
| 10959 // | |
| 10960 // peephole %{ | |
| 10961 // peepmatch ( loadI storeI ); | |
| 10962 // peepconstraint ( 1.src == 0.dst, 1.mem == 0.mem ); | |
| 10963 // peepreplace ( storeI( 1.mem 1.mem 1.src ) ); | |
| 10964 // %} | |
| 10965 | |
| 10966 //----------SMARTSPILL RULES--------------------------------------------------- | |
| 10967 // These must follow all instruction definitions as they use the names | |
| 10968 // defined in the instructions definitions. | |
| 10969 // | |
| 10970 // SPARC will probably not have any of these rules due to RISC instruction set. | |
| 10971 | |
| 10972 //----------PIPELINE----------------------------------------------------------- | |
| 10973 // Rules which define the behavior of the target architectures pipeline. |